IP Library Granted Patent US 8,354,326
Granted Patent B2
US 8,354,326 · App. 12/961,352 · Granted Jan 15, 2013

Precision trench formation through oxide region formation for a semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,354,326
App. No.
12/961,352
Granted
Jan 15, 2013
Kind
B2
Abstract

Structures and methods for precision trench formation are disclosed. In one embodiment, a method for manufacturing a semiconductor device comprises forming a first oxygen-containing region in a semiconductor substrate by performing an oxygen ion implantation to a portion of the semiconductor substrate, and oxidizing the first oxygen-containing region using oxygen contained therein by performing a thermal processing to the semiconductor substrate, where the first oxygen-containing region is converted to a first oxide region. The method further comprises forming a groove in the semiconductor substrate by eliminating the first oxide region, where the performing thermal processing comprises subjecting the first oxygen-containing region to a gas low on oxygen.

Claims (30)

1. A method for manufacturing a semiconductor device, comprising:

forming an oxide film on a semiconductor substrate;

forming a polysilicon film with an opening on the oxide film;

forming a first oxygen-containing region in the semiconductor substrate by implanting oxygen ions to the semiconductor substrate using the polysilicon with the opening as a mask;

forming a second oxygen-containing region by implanting oxygen ions to the polysilicon film;

oxidizing the first oxygen-containing region and the second oxygen-containing region using oxygen contained therein by performing a thermal processing of the first oxygen-containing region and the second oxygen-containing region, wherein the first oxygen-containing region is converted to a first oxide region, and the second oxygen-containing region is converted to a second oxide region; and

forming a groove in the semiconductor substrate by eliminating the first oxide region and the second oxide region, wherein the performing thermal processing comprises subjecting the first oxygen-containing region and the second oxygen-containing region to a gas low on oxygen.

2. The method for manufacturing the semiconductor device according to claim 1 , wherein the gas low on oxygen comprises an inert gas.

3. The method for manufacturing the semiconductor device according to claim 1 , wherein the forming the groove comprises:

thermally oxidizing the polysilicon film with oxygen gas; and

eliminating the polysilicon film and the oxide film using a wet etching process.

4. The method for manufacturing the semiconductor device according to claim 1 , wherein the oxygen ion implantation to the portion of the semiconductor substrate is performed multiple times at different energy levels with different doses of oxygen ions.

5. The method for manufacturing the semiconductor device according to claim 1 , wherein the eliminating the first oxide region is performed using a wet etching process.

6. The method for manufacturing the semiconductor device according to claim 5 , wherein the wet etching process is performed using a hydrofluoric acid.

7. The method for manufacturing the semiconductor device according to claim 1 , wherein a thickness of the polysilicon film is adjusted during the forming the polysilicon such that the oxygen ions are prevented from entering to the semiconductor substrate via the polysilicon film.

8. A method for manufacturing a semiconductor device comprising:

forming a first oxygen-containing region by performing an oxygen ion implantation to an inner portion of a semiconductor substrate;

oxidizing the first oxygen-containing region using oxygen contained therein by performing a thermal processing of the semiconductor substrate, wherein the first oxygen-containing region is converted to a first oxide region; and

forming a groove in the semiconductor substrate by performing a dry etching process to the semiconductor substrate, wherein the first oxide region functions as a stopper layer during the dry etching process.

9. The method for manufacturing the semiconductor device according to claim 8 , wherein the forming the first oxygen-containing region comprises:

forming an oxide film on the semiconductor substrate;

forming a polysilicon film on the oxide film;

forming a photo resist with a predetermined pattern on the polysilicon film;

dry etching the polysilicon film using the photoresist as a mask to form an opening in the polysilicon film; and

implanting oxygen ions to the semiconductor substrate through the opening.

10. The method for manufacturing the semiconductor device according to claim 9 , wherein the implanting the oxygen ions is performed at the constant energy of 180 KeV.

11. The method of manufacturing the semiconductor device according to claim 9 , wherein the forming the groove comprises:

eliminating the oxide film using the polysilicon film as a mask;

dry etching the polysilicon film, the oxide film, and the first oxide region to form the groove.

12. The method of manufacturing the semiconductor device according to claim 11 , wherein the dry etching is performed using a reactive etching process (RIE).

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 8, 2021
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 055187/0164 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036051/0786 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →