IP Library Granted Patent US 8,295,428
Granted Patent B2
US 8,295,428 · App. 13/021,702 · Granted Oct 23, 2012

Trigger circuits and event counters for an IC

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,295,428
App. No.
13/021,702
Granted
Oct 23, 2012
Kind
B2
Abstract

Some embodiments provide an integrated circuit (“IC”). The IC includes multiple configurable circuits that configurably perform operations of a user design based on configuration data. The IC also includes a configurable trigger circuit that receives a set of configuration data that specifies an operational event. The configurable trigger circuit also determines whether the operational event has occurred during implementation of the user design of the IC. Additionally, the operational trigger event outputs a trigger signal upon determining that the operational trigger event has occurred.

Claims (34)

1. A method of capturing data in an integrated circuit (“IC”) comprising a trace buffer and a trigger circuit, the method comprising:

receiving, from said trigger circuit, a first trigger signal that indicates that a first operational event has occurred in the IC;

storing a first set of data associated with the first operational event in said trace buffer;

receiving, from said trigger circuit, a second trigger signal that indicates that a second operational event has occurred in the IC; and

storing a second set of data associated with the second operational event in said trace buffer, wherein said first and second sets of data are stored concurrently in the trace buffer.

2. The method of claim 1 , wherein the size of the first and second sets of data are pre-defined by a user.

3. The method of claim 1 , wherein said first and second operational events each comprise the same condition.

4. The method of claim 1 , wherein the receiving and storing are performed on a single IC substrate.

5. The method of claim 1 further comprising generating at the trigger circuit the first trigger signal by configurably detecting a first set of user defined events in the IC.

6. The method of claim 5 further comprising generating at the trigger circuit the second trigger signal by configurably detecting a second set of user defined events in the IC.

7. The method of claim 1 , wherein the trigger circuit comprises a plurality of event counters, the method further comprising counting a number of occurrences of a first user defined event in the IC at each event counter for generating the first trigger signal when the content of the event counters satisfies a first configurable triggering condition.

8. The method of claim 7 , wherein each of the event counters counts a different user defined event.

9. The method of claim 7 further comprising counting a number of occurrences of a second user defined event in the IC at each event counter for generating the second trigger signal when the content of the event counters satisfies a second configurable triggering condition.

10. The method of claim 1 , wherein the trace buffer has a pre-trigger mode, wherein the trace buffer does not overwrite any data stored by the trace buffer upon receiving the first trigger signal when the pre-trigger mode is active.

11. The method of claim 1 , wherein the trace buffer has a post-trigger mode, wherein the trace buffer begins storing data upon receiving the first trigger signal when the post-trigger mode is active.

12. An integrated circuit (“IC”) comprising:

a trigger circuit for generating first and second trigger signals to indicate that first and second operational events have occurred in the IC; and

a trace buffer for concurrently storing first and second sets of data, the first set of data stored when the first trigger signal indicates that the first operational event has occurred in the IC and the second set of data stored when the second trigger signal indicates that the second operational event has occurred in the IC.

13. The IC of claim 12 , wherein the trigger circuit generates the first and second trigger signals by configurably detecting a set of user defined events in the IC.

14. The IC of claim 12 , wherein the trigger circuit comprises a plurality of event counters, each event counter counts a number of occurrences of a user defined event in the IC, wherein the trigger circuit generates the first trigger signal when the content of the event counters satisfies a first configurable triggering condition.

15. The IC of claim 14 , wherein each of the event counters counts a different user defined event.

16. The IC of claim 12 , wherein the first and second sets of data stored in the trace buffer are one of a plurality of sets of data stored in the trace buffer, each of the plurality of sets of data associated with a different instance of a same operational event.

17. The IC of claim 12 , wherein the trace buffer has a pre-trigger mode, wherein the trace buffer does not overwrite any data stored by the trace buffer upon receiving a trigger signal when the pre-trigger mode is active.

18. The IC of claim 12 , wherein the trace buffer has a post-trigger mode, wherein the trace buffer begins storing data upon receiving a trigger signal when the post-trigger mode is active.

19. An electronic device comprising:

an integrated circuit (“IC”), the IC comprising:

a plurality of configurable circuits;

a configurable trigger circuit for generating a trigger signal to indicate that an operational event has occurred in the plurality of configurable circuits; and

a trace buffer for concurrently storing a plurality of sets of data associated with different instances of the operational event; and

a memory device for storing configuration data for configuring the plurality of configurable circuits and the configurable trigger circuit.

20. The electronic device of claim 19 , wherein the configurable trigger circuit comprises a plurality of event counters, each event counter counts a number of occurrences of a user defined event in the plurality of configurable circuits, wherein the trigger circuit generates the trigger signal when the content of the event counters satisfies a configurable triggering condition.

21. The electronic device of claim 20 , wherein each of the event counters counts a different user defined event.

22. The electronic device of claim 19 , wherein the trace buffer has a pre-trigger mode, wherein the trace buffer does not overwrite any data stored by the trace buffer upon receiving the trigger signal.

23. The electronic device of claim 19 , wherein the trace buffer has a post-trigger mode, wherein the trace buffer begins storing data upon receiving the trigger signal.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 1, 2022
From: INTEL CORPORATION
To: TAHOE RESEARCH, LTD.
Reel/Frame 061827/0686 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2022
From: ALTERA CORPORATION
To: INTEL CORPORATION
Reel/Frame 060778/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2015
From: TABULA (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
To: ALTERA CORPORATION
Reel/Frame 036050/0792 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2015
From: TABULA, INC.
To: TABULA (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
Reel/Frame 035783/0055 →