IP Library › Granted Patent US 8,183,154
Granted Patent B2
US 8,183,154 · App. 13/043,680 · Granted May 22, 2012

Selective metal deposition over dielectric layers

Assignee: Micron Technology, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,183,154
App. No.
13/043,680
Granted
May 22, 2012
Kind
B2
Abstract

Selective deposition of metal over dielectric layers in a manner that minimizes or eliminates keyhole formation is provided. According to one embodiment, a dielectric target layer is formed over a substrate layer, wherein the target layer may be configured to allow conformal metal deposition, and a dielectric second layer is formed over the target layer, wherein the second layer may be configured to allow bottom-up metal deposition. An opening may then be formed in the second layer and metal may be selectively deposited over the substrate layer.

Claims (24)

1. A method of performing selective electroless plating comprising:

forming a dielectric target layer over a conductive substrate layer, said target layer configured to allow conformal metal deposition;

forming a dielectric second layer over said target layer, said second layer configured to allow bottom-up metal deposition, the dielectric second layer being chlorine poor relative to the dielectric target layer;

forming an opening in said second layer; and

performing selective electroless plating over said target and conductive substrate layer.

2. The method of claim 1 wherein the dielectric target layer comprises an oxide.

3. The method of claim 1 wherein the dielectric target layer is hydrogen rich.

4. The method of claim 1 wherein the dielectric target layer is chlorine rich.

5. The method of claim 1 wherein the dielectric target layer is hydrogen rich and chlorine rich.

6. The method of claim 1 wherein the dielectric second layer is formed at a temperature of less than 600° C.

7. The method of claim 1 wherein the dielectric second layer is hydrogen poor relative to the dielectric target layer.

8. The method of claim 1 wherein the forming the opening exposes a contact on the substrate layer.

9. The method of claim 1 wherein the forming the opening comprises forming a trench.

10. The method of claim 1 wherein the electroless plating comprises nickel-phosphorus electroless plating.

11. The method of claim 1 wherein the electroless plating comprises electroless plating of a metal or alloy comprising one or more members of the group consisting of nickel, gold, silver, copper, cobalt, palladium, platinum, rhodium, iron, tungsten, thallium, and boron.

12. A method of performing selective electroless plating to a damascene structure comprising:

forming a semiconductor substrate;

forming a dielectric target layer over a substrate layer, said target layer configured to allow conformal metal deposition;

forming a dielectric second layer over said target layer, said second layer configured to allow bottom-up metal deposition, the dielectric second layer having a lower chlorine content relative to the dielectric target layer;

forming an opening in said second layer; and

performing selective electroless plating over said substrate layer.

13. The method of claim 12 wherein the dielectric target layer comprises hydrogen rich oxide, hydrogen rich silicon oxynitride, hydrogen rich silicon nitride or a hydrogen rich low k dielectric.

14. The method of claim 12 wherein the dielectric target layer has a hydrogen content of approximately 6%.

15. The method of claim 12 wherein the dielectric second layer is selected from the group consisting of doped or undoped silicon dioxide, phosphosilicate glass, tetraethyl orthosilicate, silicon oxynitride and non-conductive metal nitrides, and wherein the dielectric second layer has a lower hydrogen content relative to the dielectric target layer.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
Continuity (2)
Division 11198208 · Aug 5, 2005
Related Publication 20110159688A1 · Jun 30, 2011