IP Library Granted Patent US 8,766,422
Granted Patent B2
US 8,766,422 · App. 13/098,083 · Granted Jul 1, 2014

Through hole via filling using electroless plating

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,766,422
App. No.
13/098,083
Granted
Jul 1, 2014
Kind
B2
Abstract

An embedded wafer level ball grid array (eWLB) is formed by embedding a semiconductor die in a molding compound. A trench is formed in the molding compound with a laser drill. A first layer of copper is deposited on the sidewall of the trench by physical vapor deposition. A second layer of copper is then formed on the first layer of copper by an electroless process. A third layer of copper is then formed on the second layer by electroplating.

Claims (9)

1. A device comprising:

a reconstituted wafer formed of silica particles;

a first integrated circuit embedded in the reconstituted wafer, the first integrated circuit having a contact pad;

an aperture in the reconstituted wafer, the aperture extending from a first surface of the reconstituted wafer to a second surface of the reconstituted wafer, at least one of the silica particles protruding from a sidewall of the aperture;

a first copper layer in the aperture and on the contact pad of the integrated circuit;

a second copper layer in the aperture on the first copper layer; and

a third copper layer in the aperture on the second copper layer, the third copper layer being electrically connected to the contact pad.

2. The device of claim 1 comprising a solder ball on the first surface of the reconstituted wafer, the solder ball being electrically connected to the contact pad.

3. The device of claim 2 comprising a second integrated circuit on the second surface of the reconstituted wafer, the second integrated circuit being in electrical connection with third copper layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2024
From: STMICROELECTRONICS PTE LTD
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 068433/0985 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 29, 2011
From: GAN, KAH WEE; JIN, YONGGANG; LIU, YUN; HUANG, YAOHUANG
To: STMICROELECTRONICS PTE LTD.
Reel/Frame 026204/0393 →