IP Library › Granted Patent US 8,503,228
Granted Patent B2
US 8,503,228 · App. 13/108,156 · Granted Aug 6, 2013

Data cells with drivers and methods of making and operating the same

Inventor: Werner Juengling (Boise, ID)
Assignee: Micron Technology, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,503,228
App. No.
13/108,156
Granted
Aug 6, 2013
Kind
B2
Abstract

Disclosed are methods and devices, among which is a device that includes a first semiconductor fin having a first gate, a second semiconductor fin adjacent the first semiconductor fin and having a second gate, and a third gate extending between the first semiconductor fin and the second semiconductor fin. In some embodiments, the third gate may not be electrically connected to the first gate or the second gate.

Claims (26)

1. A method, comprising:

forming a plurality of insulating trenches in a substrate;

forming a plurality of trench segments between the insulating trenches;

forming a plurality of fins to individually comprise multiple legs each, wherein the trench segments extend between pairs of adjacent fins but not between more than four fins.

2. The method of claim 1 , wherein the trench segments do not extend between more than two adjacent fins.

3. The method of claim 1 , comprising forming column gates in the trench segments before forming the plurality of fins.

4. The method of claim 3 , comprising forming a notch between the insulating trenches.

5. The method of claim 1 , comprising forming gates adjacent sides of the plurality of fins.

6. The method of claim 5 wherein forming the gates comprises depositing conductive material, followed by anisotropically etching the conductive material to remove the conductive material from horizontal surfaces and leave the conductive material adjacent sides of the plurality of fins.

7. The method of claim 1 comprising forming the plurality of trench segments and the plurality of insulating trenches to be longitudinally elongated parallel one another.

8. The method of claim 3 comprising forming gate dielectric in the trench segments before forming the plurality of fins.

9. The method of claim 1 comprising ion implanting into at least one bottom side of the plurality of trench segments to suppress formation of parasitic devices.

10. The method of claim 9 comprising ion implanting into both bottom sides of the plurality of trench segments to suppress formation of parasitic devices.

11. The method of claim 4 wherein the insulating trenches are longitudinally elongated parallel one another, the notch being longitudinally elongated perpendicular the insulating trenches.

12. The method of claim 1 comprising forming the fins to individually comprise at least three legs.

13. The method of claim 1 wherein the trench segments are formed using multiple etching steps.

14. The method of claim 1 wherein the trench segments are longitudinally elongated, the forming of the trench segments comprising self-aligning the trench segments laterally using spacers that are laterally against insulating material projecting elevationally outward of the insulating trenches.

15. The method of claim 1 comprising conducting a threshold voltage implant into a bottom of at least one sidewall of the trench segments.

16. The method of claim 15 wherein the implant is conducted before forming the plurality of fins.

17. The method of claim 1 comprising conducting a threshold voltage implant into a bottom of opposing sidewalls of the trench segments.

18. The method of claim 17 wherein the implant is conducted before forming the plurality of fins.

19. A method, comprising:

forming a plurality of longitudinally elongated and parallel insulating trenches in a substrate;

forming a plurality of longitudinally elongated and spaced trench segments between the insulating trenches, the trench segments extending longitudinally parallel the insulating trenches; and

forming a plurality of fins to individually comprise multiple legs each, wherein the trench segments extend between pairs of adjacent fins but not between more than four fins.

20. The method of claim 1 , comprising forming the plurality of fins before forming gates in the trench segments.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
Continuity (2)
Division 12062354 · Apr 3, 2008
Related Publication 20110249488A1 · Oct 13, 2011