IP Library Granted Patent US 8,896,325
Granted Patent B2
US 8,896,325 · App. 13/142,425 · Granted Nov 25, 2014

Capacitance sensing circuit and method of capacitance sensing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,896,325
App. No.
13/142,425
Granted
Nov 25, 2014
Kind
B2
Abstract

A capacitance sensing circuit comprises a capacitive device having a capacitance, the device initially being at a first voltage level. The capacitance sensing circuit is capable of applying one or more pull-up currents to the device during one or more corresponding pull-up periods of time, for changing the first voltage level into one or more corresponding pull-up voltage levels; applying a measurement current to the device; and measuring a measurement period of time, during which one of the pull-up voltage levels changes into a second voltage level. A method of sensing a capacitance of a capacitive device comprises applying a first voltage to the device; applying one or more pull-up currents during corresponding pull-up times, for changing the first voltage into corresponding pull-up voltages; applying a measurement current; and measuring a time, during which one pull-up voltage changes into a second voltage.

Claims (29)

1. A capacitance sensing circuit, comprising

a capacitive device having a capacitance;

said capacitance sensing circuit being capable of

applying in an initialization phase a pull-up current to said capacitive device, said capacitive device initially being at a first voltage level;

measuring an initialization period of time for changing said first voltage level into a second voltage level by means of said pull-up current;

determining a pull-up voltage level as a voltage level present at said capacitive device after a fraction of said initialization period of time;

applying in a measurement phase said pull-up current to said capacitive device, said capacitive device initially being at said first voltage level, during a pull-up period of time, for changing said first voltage level into said pull-up voltage level;

applying a measurement current to said capacitive device, said capacitive device being at said pull-up voltage level; and

measuring a measurement period of time, during which said pull-up voltage level changes into said second voltage level by means of said measurement current.

2. The capacitance sensing circuit as claimed in claim 1 , wherein a strength of said measurement current is smaller than a strength of at least one of said one or more pull-up currents.

3. The capacitance sensing circuit as claimed in claim 1 , comprising

a plurality of different current paths for applying said measurement current and each of said one or more pull-up currents to said capacitive device using a different one of said different current paths.

4. The capacitance sensing circuit as claimed in claim 3 , wherein at least one of said different current paths comprises a switch for switching off and/or on said at least one of said different current paths.

5. The capacitance sensing circuit as claimed in claim 3 , wherein each of said plurality of different current paths comprises a different resistance.

6. The capacitance sensing circuit as claimed in claim 5 , wherein said measurement current is provided through a measurement current path of said plurality of different current paths, at least one of said plurality of different current paths having a smaller resistance than said measurement current path.

7. The capacitance sensing circuit as claimed in claim 1 , wherein said capacitance is less than 10−9 Farad.

8. The capacitance sensing circuit as claimed in claim 1 , wherein said one or more pull-up currents and said measurement current are provided by different current sources.

9. The capacitance sensing circuit as claimed in claim 1 , wherein said first and said second voltage level are provided at a pin of a processing unit.

10. The capacitance sensing circuit as claimed in claim 9 , wherein at least one of said resistances is a resistance of an internal pull-up resistor of said pin of said processing unit.

11. The capacitance sensing circuit as claimed in claim 1 , wherein said capacitive device is a capacitive sensor.

12. A method of sensing a capacitance of a capacitive device, comprising

applying in an initialization phase a pull-up current to a capacitive device, said capacitive device initially being at a first voltage level;

measuring an initialization period of time for changing said first voltage level into a second voltage level by means of said pull-up current;

determining a pull-up voltage level as a voltage present at said capacitive device after applying said pull-up current for a fraction of said initialization period of time;

applying the first voltage level to said capacitive device;

applying in a measurement phase the pull-up current to said capacitive device, said capacitive device being at said first voltage level, during a pull-up period of time, for changing said first voltage level into said pull-up voltage level;

applying a measurement current to said capacitive device, said capacitive device being at said pull-up voltage level; and

measuring a measurement period of time, during which said pull-up voltage level changes into said second voltage level by means of said measurement current.

13. A non-transitory computer program product, comprising code portions for executing steps of a method as claimed in claim 12 .

Assignments (16)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
MERGER Recorded Jan 3, 2017
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 041144/0363 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0334 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0387 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0285 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →