IP Library Granted Patent US 8,531,021
Granted Patent B2
US 8,531,021 · App. 13/160,874 · Granted Sep 10, 2013

Package stack device and fabrication method thereof

Inventors: Chu-Chin Hu (Taoyuan, TW); Shih-Ping Hsu (Taoyuan, TW); Yi-Ju Chen (Taoyuan, TW)
Assignee: Unimicron Technology Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,531,021
App. No.
13/160,874
Granted
Sep 10, 2013
Kind
B2
Abstract

A package stack device includes a first package structure having a plurality of first metal posts and a first electronic element disposed on a surface thereof, a second package structure having a plurality of second metal posts and a second electronic element disposed on opposite surfaces thereof, and an encapsulant formed between the first and second package structures for encapsulating the first electronic element. By connecting the first and second metal posts, the second package structure is stacked on the first package structure with the support of the metal posts and the encapsulant filling the gap therebetween so as to prevent warpage of the substrate.

Claims (15)

1. A package stack device, comprising:

a first package structure, comprising:

a first substrate having a first surface with a plurality of first metal posts and a second surface opposite to the first surface, and

a first electronic element disposed on the first surface of the first substrate and electrically connected to the first substrate;

a second package structure, comprising:

a second substrate having a third surface and a fourth surface opposite to the third surface, the fourth surface having a plurality of second metal posts connected to the first metal posts, respectively, so as to allow the second package structure to be stacked on the first package structure, and

a second electronic element disposed on the third surface of the second substrate and electrically connected to the second substrate; and

an encapsulant fully formed between the first surface of the first substrate and the fourth surface of the second substrate for encapsulating the first electronic element.

2. The device of claim 1 , wherein the first metal posts are copper posts, respectively.

3. The device of claim 1 , wherein the second metal posts are copper posts, respectively.

4. The device of claim 1 , wherein end surfaces of the first metal posts are in width greater than, equal to or less than end surfaces of the second metal posts.

5. The device of claim 1 , wherein a solder material is filled between the first metal posts and the corresponding second metal posts.

6. The device of claim 1 , wherein the second surface of the first substrate has a plurality of ball pads for solder balls to be mounted thereon.

7. The device of claim 1 , wherein the first electronic element is an active component and/or a passive component.

8. The device of claim 1 , wherein the second electronic element is an active component and/or a passive component.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 21, 2014
From: HU, DYI-CHUNG
To: UNIMICRON TECHNOLOGY CORPORATION
Reel/Frame 032262/0021 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2011
From: HU, CHU-CHIN; HSU, SHIH-PING; CHEN, YI-JU
To: UNIMICRON TECHNOLOGY CORPORATION
Reel/Frame 026448/0329 →
Priority Claims (1)
TW 100103087 A · Jan 27, 2011 · national
Continuity (1)
Related Publication 20120193789A1 · Aug 2, 2012