IP Library › Granted Patent US 8,564,052
Granted Patent B2
US 8,564,052 · App. 13/169,314 · Granted Oct 22, 2013

Trench MOSFET with trenched floating gates in termination

Inventor: Fu-Yuan Hsieh (New Taipei, TW)
Assignee: Force MOS Technology Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,564,052
App. No.
13/169,314
Granted
Oct 22, 2013
Kind
B2
Abstract

A trench MOSFET comprising a plurality of transistor cells, multiple trenched floating gates in termination area is disclosed. The trenched floating gates have trench depth equal to or deeper than body junction depth of body regions in active area. In some preferred embodiments, the trench MOSFET further comprises a gate metal runner surrounding outside the source metal and extending to the gate metal pad. Furthermore, the termination area further comprises an EPR surrounding outside the trenched floating gates.

Claims (16)

1. A trench MOSFET with a plurality of transistor cells in active area and multiple trenched floating gates in termination area, comprising:

a substrate of a first conductivity type;

an epitaxial layer of said first conductivity type onto said substrate, said epitaxial layer having a lower doping concentration than said substrate;

a plurality of source regions of said first conductivity type formed near top surface of said epitaxial layer only within said active area, said source region having a doping concentration higher than said epitaxial layer;

a plurality of first type body regions of a second conductivity type formed underneath said source region in said active area;

a plurality of second type body regions of said second conductivity type formed in said epitaxial layer from top surface of said epitaxial layer around outside of said active area including said termination area, and said source regions being not disposed on the top of said second type body regions;

a plurality of first type trenched gates in said active area surrounded by said source regions and said first type body regions, extending into said epitaxial layer;

at least one second type trenched gate having a greater trench width and trench depth than said first type trenched gates in said active area and extending to said first type trenched gates, wherein said second type trenched gate surrounded by said second type body regions is extending into said epitaxial layer;

an equal potential ring in said termination area and surrounding outside of said trenched floating gates; wherein

said second type trenched gate is connecting to a gate metal pad used for wire bonding;

said multiple trenched floating gates in parallel formed in said termination area around outside of said active area are having floating voltage and surrounded by said second type body regions, and having trench depth equal to or deeper than body junction of said second type body region; and

said second type body regions between two adjacent of said trenched floating gates in said termination area are having floating voltage.

2. The trench MOSFET of claim 1 , wherein said second type trenched gate for connection of said first type trenched gates is only disposed underneath said gate metal pad.

3. The trench MOSFET of claim 1 further comprising a gate metal runner surrounding outside of said active area and extending to said gate metal pad, and said second type trenched gate is disposed not only underneath said gate metal pad, but also underneath said gate metal runner.

4. The trench MOSFET of claim 1 , wherein said equal potential ring further comprising an EPR metal plug penetrating through a contact insulation layer and extending into said second type body region, said EPR metal plug is Tungsten padded by a barrier layer of Ti/TiN or Co/TiN.

5. The trench MOSFET of claim 1 , wherein said equal potential ring further comprising an EPR metal covering said EPR metal plug, wherein said EPR metal is Al alloys disposed onto said contact insulation layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2011
From: HSIEH, FU-YUAN
To: FORCE MOS TECHNOLOGY CO., LTD.
Reel/Frame 026505/0235 →
Continuity (2)
Continuation In Part 12591467 · Nov 20, 2009
Related Publication 20110254070A1 · Oct 20, 2011