IP Library Granted Patent US 8,713,498
Granted Patent B2
US 8,713,498 · App. 13/216,769 · Granted Apr 29, 2014

Method and system for physical verification using network segment current

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,713,498
App. No.
13/216,769
Granted
Apr 29, 2014
Kind
B2
Abstract

A data processing system determines current information corresponding to a node included at a device design. Physical layout information corresponding to the node is received, the physical layout information including one or more layout geometries, the one or more layout geometries providing a circuit network. The circuit network may be partitioned into two or more network segments. A current conducted at a network segment is identified based on the current information. Information representative of dimensions and metal layer of a layout geometry included at the network segment is received. The computer determines that the current exceeds a predetermined maximum threshold, the predetermined maximum threshold determined based on the dimensions and metal layer.

Claims (60)

1. A method for determining whether a current at a network segment exceeds a threshold comprising:

determining at a data processing system, current information corresponding to a node included at a device design, the node being a signal interconnect between two or more circuit components, wherein the current information includes an amount of a direct current;

receiving physical layout information corresponding to the node, the physical layout information including one or more layout geometries, the one or more layout geometries providing a first circuit network;

partitioning the first circuit network into two or more network segments, including a first network segment and a second network segment, wherein the first network segment and the second network segment are coupled by at least one interconnect via, and wherein partitioning comprises identifying a defined layout geometry and isolating that geometry at a corresponding network segment;

identifying a first current conducted at the first network segment based on the current information;

receiving information identifying dimensions and metal layer of a first layout geometry included at the first network segment; and

determining that the first current exceeds a first predetermined maximum threshold, the first predetermined maximum threshold determined based on the dimensions and metal layer.

2. The method of claim 1 , further comprising:

identifying a second current conducted at the second network segment based on the current information; and

determining that the second current does not exceed a second predetermined maximum threshold, the determining based on a metal layer used to implement the second network segment and not based on a length or a width of layout geometries included at the second network segment.

3. The method of claim 1 , further comprising:

identifying a second current conducted at the second network segment based on the current information; and

determining a third current conducted at a third network segment based on a sum of the first current and the second current.

4. The method of claim 1 , further comprising:

identifying a second current conducted at the second network segment based on the current information; and

determining a third current conducted at a third network segment based on subtracting the first current from the second current.

5. The method of claim 1 , wherein determining that the first current exceeds a predetermined maximum threshold further comprises determining a maximum current density at the first layout geometry.

6. The method of claim 1 , further comprising determining voltage information corresponding to the node, wherein the voltage information includes a first sink voltage at an input of a first circuit element, the input connected to the node, and wherein identifying a first current conducted at the first network segment is further based on the first sink voltage.

7. The method of claim 1 , wherein determining that the first current exceeds a first predetermined maximum threshold further comprises determining that an electromigration design rule is violated.

8. The method of claim 1 , wherein determining current information corresponding to a node comprises:

receiving at a circuit simulator a netlist representing connectivity of circuit components included at the device design;

simulating operation of the device design at the circuit simulator; and

storing the current information at a signal database.

9. The method of claim 1 , further comprising:

receiving revised physical layout information corresponding to the node; and

determining whether the first current exceeds the first predetermined maximum threshold based on the current information and based on the revised physical layout information.

10. The method of claim 1 , further comprising:

receiving revised current information corresponding to the node; and

determining whether the first current exceeds the first predetermined maximum threshold based on the physical layout information and based on the revised current information.

11. The method of claim 1 , wherein the current information includes a first source current provided at an output of a first circuit component, the output connected to the node.

12. The method of claim 1 , further comprising manufacturing an integrated circuit based on the device design.

13. A non-transitory computer readable medium storing a set of instructions, the set of instructions comprising instructions for determining whether a current at a network segment exceeds a threshold that when executed on a computer:

determine current information corresponding to a node included at a device design, the node being a signal interconnect between two or more circuit components, wherein the current information includes an amount of a direct current;

receive physical layout information corresponding to the node, the physical layout information including one or more layout geometries, the one or more layout geometries providing a first circuit network;

partition the first circuit network into two or more network segments, including a first network segment and a second network segment, wherein the first network segment and the second network segment are coupled by at least one interconnect via;

identify a first current conducted at the first network segment based on the current information;

receive information identifying dimensions and metal layer of a first layout geometry included at the first network segment;

determine that the first current exceeds a first predetermined maximum threshold, the first predetermined maximum threshold determined based on the dimensions and metal layer;

identify a second current conducted at the second network segment based on the current information; and

determine that the second current does not exceed a second predetermined maximum threshold, the determining based on a metal layer used to implement the second network segment and not based on a length or a width of layout geometries included at the second networks segment.

14. The non-transitory computer readable medium of claim 13 , wherein the set of instructions further comprises instructions to:

identify a second current conducted at the second network segment based on the current information; and

determine a third current conducted at a third network segment based on a sum of the first current and the second current.

15. A system for determining whether a current at a network segment exceeds a threshold comprising a data processor to execute a set of instructions to:

determine current information corresponding to a node included at a device design, the node being a signal interconnect between two or more circuit components, wherein the current information includes a first source current provided at an output of a first circuit component, the output connected to the node;

receive physical layout information corresponding to the node, the physical layout information including one or more layout geometries, the one or more layout geometries providing a first circuit network;

partition the first circuit network into two or more network segments, including a first network segment and a second network segment, wherein the first network segment and the second network segment are coupled by at least one interconnect via;

identify a first current conducted at the first network segment based on the current information;

receive information identifying dimensions and metal layer of a first layout geometry included at the first network segment; and

determine that the first current exceeds a first predetermined maximum threshold, the first predetermined maximum threshold determined based on the dimensions and metal layer.

16. The system of claim 15 , further comprising instructions to:

identify a second current conducted at the second network segment based on the current information; and

determine that the second current does not exceed a second predetermined maximum threshold, the determining based on a metal layer used to implement the second network segment and not based on a length or a width of layout geometries included at the second network segment.

17. A method for determining whether a current at a network segment exceeds a threshold comprising:

determining at a data processing system, current information corresponding to a node included at a device design, the node being a signal interconnect between two or more circuit components, wherein the current information includes an amount of direct current and includes a first source current provided at an output of a first circuit component, the output connected to the node;

receiving physical layout information corresponding to the node, the physical layout information including one or more layout geometries, the one or more layout geometries providing a first circuit network;

partitioning the first circuit network into two or more network segments, including a first network segment and a second network segment;

identifying a first current conducted at the first network segment based on the current information;

receiving information identifying dimensions and metal layer of a first layout geometry included at the first network segment; and

determining that the first current exceeds a first predetermined maximum threshold, the first predetermined maximum threshold determined based on the dimensions and metal layer.

Assignments (30)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
MERGER Recorded Jan 3, 2017
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 041144/0363 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0334 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0285 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0387 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027622/0477 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027622/0075 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027621/0928 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2011
From: SHROFF, MEHUL D.; DEMIRCAN, ERTUGRUL
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 026800/0914 →