Selective fin-shaping process using plasma doping and etching for 3-dimensional transistor applications
A semiconductor apparatus includes fin field-effect transistor (FinFETs) having shaped fins and regular fins. Shaped fins have top portions that may be smaller, larger, thinner, or shorter than top portions of regular fins. The bottom portions of shaped fins and regular fins are the same. FinFETs may have only one or more shaped fins, one or more regular fins, or a mixture of shaped fins and regular fins. A semiconductor manufacturing process to shape one fin includes forming a photolithographic opening of one fin, optionally doping a portion of the fin, and etching a portion of the fin.
1. A fin field-effect transistor (FinFET) comprising:
a semiconductor substrate;
a plurality of fins on the substrate including one or more regular fins and one or more shaped fins, wherein regular fins and shaped fins have different top portion shapes;
an oxide layer on the semiconductor substrate embedding a bottom portion of the plurality of fins, wherein the embedded bottom portion of each fin of the plurality of fins has substantially the same shape; and
a gate structure over the one or more shaped fins.
2. The transistor of claim 1 , wherein the one or more shaped fins include at least one shaped fin of a first shape and at least one shaped fin of a second shape.
3. The transistor of claim 1 , wherein the one or more shaped fins is smaller than the one or more regular fins.
4. The transistor of claim 1 , wherein the one or more shaped fins is larger than the one or more regular fins.
5. The transistor of claim 1 , wherein the one or more shaped fins are each adjacent to only the one or more regular fins such that the spacing between adjacent fins in the transistor is uniform.
6. The transistor of claim 1 , wherein the plurality of fins and the semiconductor substrate are a same material.
7. A fin field-effect transistor (FinFET) comprising:
a substrate;
an oxide layer on the substrate;
a first fin on the substrate, the first fin having a bottom portion embedded in the oxide layer, and a top portion above the oxide layer, wherein the top portion of the first fin has a first shape;
a second fin on the substrate, the second fin having a bottom portion embedded in the oxide layer, and a top portion above the oxide layer, wherein the top portion of the second fin has a second shape different from the first shape; and
a gate structure over the second fin.
8. The FinFET of claim 7 , wherein the top portion of the second fin has a rounded top surface.
9. The FinFET of claim 7 , further comprising a third fin on the substrate, the third fin having a bottom portion embedded in the oxide layer, and a top portion above the oxide layer, wherein the top portion of the third fin has the first shape, wherein the second fin is positioned between the first fin and the third fin.
10. The FinFET of claim 7 , wherein the top portion of the second fin has sidewalls formed at an angle with respect to a top surface of the substrate.
11. The FinFET of claim 7 , further comprising a third fin on the substrate, the third fin having a bottom portion embedded in the oxide layer, and a top portion above the oxide layer, wherein the top portion of the third fin has the second shape.
12. The FinFET of claim 7 , wherein the second shape has a smaller dimension than the first shape in a direction parallel to a top surface of the substrate or in a direction perpendicular to the top surface of the substrate.