IP Library Granted Patent US 8,250,419
Granted Patent B2
US 8,250,419 · App. 13/289,577 · Granted Aug 21, 2012

Multiplexer for tap controller and WSP controller outputs

Assignee: Texas Instruments Incorporated
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,250,419
App. No.
13/289,577
Granted
Aug 21, 2012
Kind
B2
Abstract

In a first embodiment a TAP 318 of IEEE standard 1149.1 is allowed to commandeer control from a WSP 202 of IEEE standard P1500 such that the P1500 architecture, normally controlled by the WSP, is rendered controllable by the TAP. In a second embodiment (1) the TAP and WSP based architectures are merged together such that the sharing of the previously described architectural elements are possible, and (2) the TAP and WSP test interfaces are merged into a single optimized test interface that is operable to perform all operations of each separate test interface.

Claims (10)

1. A circuit comprising:

A. test access port having:

i. a TDI lead, a TDO lead, a TMS lead, a TCK lead, and a TRST lead; and

ii. a test access port controller having inputs connected to the TMS, TCK and TRST leads and having ClockIR, ShiftIR, CaptureIR, UpdateIR, Reset, Select, ClockDR, ShiftDR, CaptureDR, and UpdateDR output leads;

B. a wrapper serial port having:

i. a clock lead, a capture lead, a shift lead, an update lead, a transfer lead, a reset lead, a select lead, a WSI lead, and a WSO lead; and

ii. a wrapper serial port controller having inputs connected to the clock lead, the capture lead, the shift lead, the update lead, the transfer lead, the reset lead, and the select lead, and having ClockIR, ShiftIR, CaptureIR, UpdateIR, Reset, Select, ClockDR, ShiftDR, CaptureDR, UpdateDR, and TransferDR output leads; and

C. multiplexer circuitry having a first bus input connected to the output leads of the test access port controller and having a TransferDR input, a second bus input connected to the output leads of the wrapper serial port controller, and having an output bus having ClockIR, ShiftIR, CaptureIR, UpdateIR, Reset, Select, ClockDR, ShiftDR, CaptureDR, UpdateDR and TransferDR output leads.

2. The circuit of claim 1 in which the TransferDR input of the first bus input is connected to a fixed voltage.

3. The circuit of claim 1 in which the TransferDR input of the first bus input is connected to the transfer lead of the wrapper serial port.

Continuity (5)
Division 12791133 · Jun 1, 2010
Division 12165928 · Jul 1, 2008
Division 10874054 · Jun 21, 2004
Provisional Application 60483437 · Jun 27, 2003
Related Publication 20120054569A1 · Mar 1, 2012