IP Library Granted Patent US 8,999,864
Granted Patent B2
US 8,999,864 · App. 13/322,080 · Granted Apr 7, 2015

Silicon wafer and method for heat-treating silicon wafer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,999,864
App. No.
13/322,080
Granted
Apr 7, 2015
Kind
B2
Abstract

A silicon wafer for preventing a void defect in a bulk region from becoming source of contamination and slip generation in a device process is provided. And a heat-treating method thereof for reducing crystal defects such as COP in a region near the wafer surface to be a device active region is provided. The silicon wafer has a surface region 1 which is a defect-free region and a bulk region 2 including void defect of a polyhedron whose basic shape is an octahedron in which a corner portion of the polyhedron is in the curved shape and an inner-wall oxide film the void defect is removed. The silicon wafer is provided by performing a heat-treating method in which gas to be supplied, inner pressure of spaces and a maximum achievable temperature are set to a predetermined value when subjecting the silicon wafer produced by a CZ method to RTP.

Claims (7)

1. A method for heat-treating a silicon wafer which performs a rapid heating/cooling thermal process on the silicon wafer produced by a Czochralski method, the method comprising:

supplying an inert gas into a first space only on a front surface side of said silicon wafer where a semiconductor device is formed;

supplying an oxidizing gas into a second space only on a back surface side of said silicon wafer; and

performing the process at a maximum achievable temperature of from 1300° C. to 1400° C. for 1-15 seconds.

2. The method as claimed in claim 1 , wherein an oxygen partial pressure in said oxidizing gas is set to a range from 20% to 100%.

3. The method as claimed in claim 1 , wherein an oxide film formed on the back surface side of said silicon wafer after performing said rapid heating/cooling thermal process has a thickness of 15 nm or more.

4. The method as claimed in claim 1 , wherein the silicon wafer is cooled at 10 to 150° C./second.

Assignments (3)
CHANGE OF NAME Recorded Mar 13, 2013
From: COVALENT SILICON CORPORATION
To: GLOBALWAFERS JAPAN CO., LTD.
Reel/Frame 029991/0421 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2013
From: COVALENT MATERIALS CORPORATION
To: COVALENT SILICON CORPORATION
Reel/Frame 029962/0497 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 16, 2012
From: SENDA, TAKESHI; ISOGAI, HIROMICHI; TOYODA, EIJI; ARAKI, KOJI; AOKI, TATSUHIKO; SUDO, HARUO; IZUNOME, KOJI; SAITO, HIROYUKI; MAEDA, SUSUMU; KASHIMA, KAZUHIKO
To: COVALENT MATERIALS CORPORATION
Reel/Frame 027718/0789 →