IP Library Granted Patent US 8,782,476
Granted Patent B2
US 8,782,476 · App. 13/338,591 · Granted Jul 15, 2014

Memory and test method for memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,782,476
App. No.
13/338,591
Granted
Jul 15, 2014
Kind
B2
Abstract

A test method for a memory having first and second cell arrays, first compressed data obtained by compressing output data of the first cell array and output data of the second cell array is outputted. When the first compressed data represents that a fail exists, output data of one of the first and second cell arrays is locked as normal data, and second compressed data obtained by compressing the normal data and output data of the other of the first and second cell arrays is outputted.

Claims (20)

1. A test method for a memory having first and second cell arrays, comprising:

outputting first compressed data obtained by compressing output data of the first cell array and output data of the second cell array; and

locking one of the output data of the first cell array and the output data of the second cell array as normal data and outputting second compressed data obtained by compressing the normal data and the other of the output data of the first cell array and the output data of the second cell array, when the first compressed data represents that a fail exists.

2. The test method of claim 1 , wherein when the output data of the first cell array is locked as the normal data in the outputting of the second compressed data, the second cell array has a fail when the second compressed data represents that the fail exists.

3. The test method of claim 1 , wherein when the output data of the second cell array is locked as the normal data in the outputting of the second compressed data, the first cell array has a fail when the second compressed data represents that the fail exists.

4. The test method of claim 1 , wherein when the first compressed data represents that no fail exists, the test method ends without outputting the second compressed data.

5. A test method for a memory having a plurality of cell array, comprising:

outputting first compressed data obtained by compressing output data of the plurality of cell arrays; and

locking output data of remaining cell arrays in the plurality of cell arrays as normal data and outputting second compressed data obtained by compressing the normal data and output data of a target cell array, when the first compressed data represents that a fail exists,

wherein the plurality of cell arrays include the target cell array and the remaining cell arrays.

6. The test method of claim 5 , wherein the locking of output data of remaining cell arrays and the outputting of the second compressed data is repeated until each of the plurality of cell arrays is specified as the target cell array at least once.

7. The test method of claim 6 , wherein when the second compressed data represents that a fail exists, the at least one array cell specified as the target cell array among the plurality of cell arrays has the fail.

8. The test method of claim 5 , wherein when the first compressed data represent that no fail exists, the test method ends without outputting the second compressed data.

9. A memory comprising:

a plurality of cell arrays;

a data compression unit configured to generate a compressed data by compressing output data of the plurality of cell arrays in a compression test; and

a data locking unit configured to lock output data of remaining cell arrays in the plurality of cell arrays as normal data,

wherein the plurality of cell arrays include a target cell array and the remaining cell arrays.

10. The memory of claim 9 , wherein when the compressed data represents that no fail exists in the state when the target cell array is not specified, all the cell arrays have no fail, and when the compressed data represent that a fail exists in the state that target cell array is not specified, the at least one cell array among the plurality of cell arrays has the fail.

11. The memory of claim 9 , wherein when the compressed data represents that a fail exists in the state that at least one cell among the plurality of cell arrays is specified as the target cell array, the at least one cell array specified as the target cell array has the fail, and when the compressed data represents that no fail exists in the state that at least one cell among the plurality of cell arrays is specified as the target cell array, the at least one cell array specified as the target cell array has no fail.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 14, 2024
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067412/0482 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067369/0832 →
CHANGE OF NAME Recorded May 6, 2024
From: HYNIX-SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067328/0814 →