IP Library Granted Patent US 8,785,942
Granted Patent B2
US 8,785,942 · App. 13/352,987 · Granted Jul 22, 2014

Nitride semiconductor substrate and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,785,942
App. No.
13/352,987
Granted
Jul 22, 2014
Kind
B2
Abstract

A nitride semiconductor substrate suitable for a normally-off type high breakdown-voltage device and a method of manufacturing the substrate are provided allowing both a higher threshold voltage and improvement in current collapse. In a nitride semiconductor substrate 10 having a substrate 1, a buffer layer 2 formed on one principal plane of the substrate 1, an intermediate layer 3 formed on the buffer layer 2, an electron transport layer 4 formed on the intermediate layer 3, and an electron supply layer 5 formed on the electron transport layer 4, the intermediate layer 3 has a thickness of 200 nm to 1500 nm and a carbon concentration of 5×10 16 atoms/cm 3 to 1×10 18 atoms/cm 3 and is of Al x Ga 1-x N (0.05≦x≦0.24), and the electron transport layer 4 has a thickness of 5 nm to 200 nm and is of Al y Ga 1-y N (0≦y≦0.04).

Claims (13)

1. A nitride semiconductor substrate having a substrate, a buffer layer formed on one principal plane of said substrate, an intermediate layer formed on said buffer layer, an electron transport layer formed on said intermediate layer, and an electron supply layer formed on said electron transport layer, wherein

said intermediate layer has a thickness of 200 nm to 1500 nm and a carbon concentration of 5×10 16 atoms/cm 3 to 1×10 18 atoms/cm 3 and is of Al x Ga 1-x N (0.05≦x≦0.24), and said electron transport layer has a thickness of 5 nm to 200 nm and is of Al y Ga 1-y N (0≦y≦0.04).

2. The nitride semiconductor substrate as claimed in claim 1 , wherein AlN spacer layers are interposed respectively between said intermediate layer and said electron transport layer and between said electron transport layer and said electron supply layer.

3. The nitride semiconductor substrate as claimed in claim 1 , wherein said buffer layer comprises an initial buffer layer and repeatedly deposited layers formed on said initial buffer layer,

said initial buffer layer is such that an AlN layer and an Al z Ga 1-z N (0≦z≦1) layer are stacked in this order,

said repeatedly deposited layers are such that GaN layers and AlN layer are repeatedly stacked in this order a plurality of times, another GaN layer is further formed to have one set of composite layers, and a plurality of sets are stacked.

4. The nitride semiconductor substrate as claimed in claim 2 , wherein said buffer layer comprises an initial buffer layer and repeatedly deposited layers formed on said initial buffer layer,

said initial buffer layer is such that an AlN layer and an Al z Ga 1-z N (0≦z≦1) layer are stacked in this order,

said repeatedly deposited layers are such that GaN layers and AlN layer are repeatedly stacked in this order a plurality of times, another GaN layer is further formed to have one set of composite layers, and a plurality of sets are stacked.

5. A method of manufacturing the nitride semiconductor substrate as claimed in claim 1 by way of a vapor deposition process, wherein a temperature at the time of forming said intermediate layer on said buffer layer is from 970° C. to 1250° C.

6. A method of manufacturing the nitride semiconductor substrate as claimed in claim 2 by way of a vapor deposition process, wherein a temperature at the time of forming said intermediate layer on said buffer layer is from 970° C. to 1250° C.

7. A method of manufacturing the nitride semiconductor substrate as claimed in claim 3 by way of a vapor deposition process, wherein a temperature at the time of forming said intermediate layer on said buffer layer is from 970° C. to 1250° C.

8. A method of manufacturing the nitride semiconductor substrate as claimed in claim 4 by way of a vapor deposition process, wherein a temperature at the time of forming said intermediate layer on said buffer layer is from 970° C. to 1250° C.

Assignments (3)
CHANGE OF NAME Recorded May 2, 2024
From: COORSTEK KK
To: COORSTEK GK
Reel/Frame 067565/0354 →
CHANGE OF NAME & ADDRESS Recorded Apr 11, 2016
From: COVALENT MATERIALS CORPORATION
To: COORSTEK KK
Reel/Frame 038399/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2012
From: YOSHIDA, AKIRA; KOMIYAMA, JUN; ABE, YOSHIHISA; OISHI, HIROSHI; ERIGUCHI, KENICHI; SUZUKI, SHUNICHI
To: COVALENT MATERIALS CORPORATION
Reel/Frame 027554/0262 →