IP Library Granted Patent US 8,232,159
Granted Patent B2
US 8,232,159 · App. 13/402,164 · Granted Jul 31, 2012

Phase change memory device having buried conduction lines directly underneath phase change memory cells and fabrication method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,232,159
App. No.
13/402,164
Granted
Jul 31, 2012
Kind
B2
Abstract

A phase change memory device having buried conduction lines directly underneath phase change memory cells is presented. The phase change memory device includes buried conduction lines buried in a semiconductor substrate and phase change memory cells arranged on top of the buried conductive lines. By having the buried conduction lines directly underneath the phase change memory cells, the resultant device can realize a considerable reduction in size.

Claims (11)

1. A method for manufacturing a phase change memory device, comprising:

providing a semiconductor substrate which active regions are defined therein;

forming trenches in the active regions of the semiconductor substrate;

forming buried conduction lines by filling in the trenches with a conduction layer; and

forming phase change memory cells on the buried conduction lines, wherein forming trenches includes:

forming a mask pattern on an upper surface of the semiconductor substrate to expose portions of the active regions; and

etching the exposed portions of the active regions in the semiconductor substrate down to a desired depth using the mask pattern as an etch mask.

2. The method of claim 1 , wherein forming buried conduction lines includes:

forming the conduction layer on the surface of the semiconductor substrate; and

performing an planarization process to expose the surface of the semiconductor substrate.

3. The method of claim 2 , wherein forming buried conduction lines is performed such that the upper surface of the semiconductor substrate is substantially coplanar with upper surfaces of the buried conduction lines.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 14, 2024
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067412/0482 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067369/0832 →
CHANGE OF NAME Recorded May 6, 2024
From: HYNIX-SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067328/0814 →