IP Library Granted Patent US 8,408,977
Granted Patent B2
US 8,408,977 · App. 13/422,180 · Granted Apr 2, 2013

Dual-pore structure polishing pad

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,408,977
App. No.
13/422,180
Granted
Apr 2, 2013
Kind
B2
Abstract

The polishing pad is useful for polishing at least one of magnetic, optical and semiconductor substrates. A porous polishing layer includes a dual porosity structure within a polyurethane matrix. The dual porosity structure has a primary set of pores having pore walls with a thickness of 15 to 55 μm and a storage modulus of 10 to 60 MPa measured at 25° C. In addition, pore walls contain a secondary set of pores having an average pore size of 5 to 30 μm. The porous polishing layer is either fixed to a polymeric film or sheet substrate or formed into a woven or non-woven structure to form the polishing pad.

Claims (10)

1. A polishing pad having a polishing surface useful for polishing at least one of magnetic, optical and semiconductor substrates, comprising a porous polishing layer, the porous polishing layer having a dual porosity structure within a polyurethane matrix, the dual porosity structure having a primary set of pores, the primary set of pores being open to the polishing surface, having an elongated structure orthogonal to the polishing surface and having pore walls, the pore walls having a thickness of 15 to 55 μm, a storage modulus of 10 to 60 MPa measured at 25° C. and containing a secondary set of pores within the pore walls, the secondary set of pores being more spherical than the primary set of pores and having an approximately spherical shape and having an average pore size of 5 to 30 μm and wherein the porous polishing layer is formed into a woven or non-woven structure to form the polishing pad and the polishing layer includes a groove pattern.

2. The polishing pad of claim 1 wherein the primary pores have an average diameter of at least 35 μm.

3. The polishing pad of claim 1 wherein a transverse cross section of the pore walls has a porosity of 10 to 55%.

4. The polishing pad of claim 1 wherein the pore walls have a thickness equal to 2 to 10 times the average pore size of the secondary set of pores.

5. The polishing pad of claim 1 wherein the polyurethane matrix is a surfactant-free coagulated structure.

6. A polishing pad having a polishing surface useful for polishing at least one of magnetic, optical and semiconductor substrates, comprising a porous polishing layer, the porous polishing layer having a dual porosity structure within a polyurethane matrix, the dual porosity structure having a primary set of pores, the primary set of pores being open to the polishing surface, having an elongated structure orthogonal to the polishing surface and having pore walls and an average diameter of at least 40 μm, the pore walls having a thickness of 20 to 50 μm, a storage modulus of 10 to 50 MPa measured at 25° C. and containing a secondary set of pores within the pore walls, the secondary set of pores being more spherical than the primary set of pores and having an approximately spherical shape and an average pore size of 5 to 25 μm and wherein the porous polishing layer is formed into a woven or non-woven structure to form the polishing pad and the polishing layer includes a cross-hatch groove pattern.

7. The polishing pad of claim 6 wherein the storage modulus of the pore walls is 10 to 40 MPa measured at 25° C.

8. The polishing pad of claim 6 wherein a transverse cross section of the pore walls has a porosity of 20 to 50%.

9. The polishing pad of claim 6 wherein the pore walls have a thickness equal to 4 to 10 times the average pore size of the secondary set of pores.

10. The polishing pad of claim 6 wherein the polyurethane matrix is a surfactant-free coagulated structure.

Assignments (3)
SECURITY INTEREST Recorded Nov 3, 2025
From: QNITY ELECTRONICS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 073515/0243 →
SECURITY INTEREST Recorded Nov 3, 2025
From: QNITY ELECTRONICS, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 073517/0298 →
CHANGE OF NAME Recorded Oct 29, 2024
From: ROHM & HAAS ELECTRONIC MATERIALS CMP HOLDINGS INC.
To: DUPONT ELECTRONIC MATERIALS HOLDING, INC.
Reel/Frame 069274/0160 →