IP Library Granted Patent US 8,680,624
Granted Patent B2
US 8,680,624 · App. 13/488,109 · Granted Mar 25, 2014

Methods for forming barrier regions within regions of insulating material resulting in outgassing paths from the insulating material and related devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,680,624
App. No.
13/488,109
Granted
Mar 25, 2014
Kind
B2
Abstract

Methods and devices are provided for fabricating a semiconductor device having barrier regions within regions of insulating material resulting in outgassing paths from the regions of insulating material. A method comprises forming a barrier region within an insulating material proximate the isolated region of semiconductor material and forming a gate structure overlying the isolated region of semiconductor material. The barrier region is adjacent to the isolated region of semiconductor material, resulting in an outgassing path within the insulating material.

Claims (15)

1. A semiconductor device comprising:

a region of semiconductor material;

a barrier region adjacent to the region of the semiconductor material;

a region of insulating material, wherein the barrier region is interposed between the region of semiconductor material and at least a portion of the insulating material, resulting in an outgassing path within the region of insulating material, and wherein the barrier region is formed only in the region of insulating material; and

a gate structure overlying the region of semiconductor material.

2. The semiconductor device of claim 1 , wherein the barrier region comprises nitrided insulating material.

3. The semiconductor device of claim 1 , wherein the gate structure is spaced apart from the region of insulating material.

4. The semiconductor device of claim 1 , wherein the barrier region is contiguous about a perimeter of the region of semiconductor material.

5. The semiconductor device of claim 1 , wherein the insulating material comprises silicon dioxide and the barrier region comprises silicon oxynitride.

6. The semiconductor device of claim 1 , wherein a sum of a width of the barrier region and a width of the region of semiconductor material is greater than or equal to a width of the gate structure.

7. The semiconductor device of claim 6 , wherein the gate structure has a width greater than the width of the region of semiconductor material.

8. The semiconductor device of claim 7 , wherein the gate structure is spaced apart from the region of insulating material.

9. The semiconductor device of claim 1 , further comprising a support layer and a layer of insulating material on the support layer, wherein the region of semiconductor material is disposed on the layer of insulating material.

10. The semiconductor device of claim 9 , wherein the barrier region extends to, and optionally abuts, the layer of insulating material.

11. The semiconductor device of claim 1 , wherein the barrier region is contiguous about a perimeter of the region of semiconductor material.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2019
From: GLOBALFOUNDRIES INC.
To: ALSEPHINA INNOVATIONS INC.
Reel/Frame 049612/0211 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 4, 2012
From: NG, MAN FAI; YANG, BIN
To: GLOBALFOUNDRIES, INC.
Reel/Frame 028313/0543 →