IP Library Granted Patent US 8,647,972
Granted Patent B1
US 8,647,972 · App. 13/618,255 · Granted Feb 11, 2014

Multi-layer work function metal replacement gate

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,647,972
App. No.
13/618,255
Granted
Feb 11, 2014
Kind
B1
Abstract

Embodiments relate to a field-effect transistor (FET) replacement gate apparatus. The apparatus includes one or more of a substrate and insulator including a base and side walls defining a trench. A high-dielectric constant (high-k) layer is formed on the base and side walls of the trench. The high-k layer has an upper surface conforming to a shape of the trench. A first layer is formed on the high-k layer and conforms to the shape of the trench. The first layer includes an aluminum-free metal nitride. A second layer is formed on the first layer and conforms to the shape of the trench. The second layer includes aluminum and at least one other metal. A third layer is formed on the second layer and conforms to the shape of the trench. The third layer includes aluminum-free metal nitride.

Claims (28)

1. A method of forming a replacement gate structure of a field-effect transistor, comprising:

forming a high-dielectric-constant (high-k) layer on a substrate;

forming a first layer on the high-k layer, the first layer being an aluminum-free metal nitride;

forming a second layer on the first layer, the second layer comprising aluminum and at least one other metal, wherein forming the second layer includes depositing layers of aluminum to the at least one other metal in a sequence such that a ratio of aluminum to the at least one other metal is a gradient having a higher ratio at a center portion of the second layer and a lower ratio at ends of the second layer; and

forming a third layer on the second layer, the third layer being an aluminum-free metal nitride.

2. The method of claim 1 , wherein the substrate includes a base and side walls extending from the base, and

wherein the high-k layer and the first, second and third layers are formed by a conforming process, such that an upper surface the high-k layer conforms to an upper surface of the base and the side walls and each of the first, second and third layers conforms to an upper surface of a respectively underlying layer.

3. The method of claim 2 , further comprising forming a metal gap fill layer on the third layer to fill a gap defined by the substrate and side walls via the high-k layer, and the first, second, and third layers.

4. The method of claim 2 , wherein the FET is a finFET and the side walls are at least one of source and drain structures and channels extending between the source and drain structures.

5. The method of claim 1 , wherein the high-k layer includes hafnium.

6. The method of claim 1 , wherein the first and third layers comprise one of titanium nitride (TiN) and tantalum nitride (TaN).

7. The method of claim 1 , wherein the second layer includes titanium and aluminum (TiAl).

8. The method of claim 1 , wherein the second layer does not include nitrogen.

9. The method of claim 1 , wherein forming the second layer includes forming the layers of aluminum in sequence with the layers of the at least one other metal such that the layers of the aluminum are formed with greater frequency at the center portion of the second layer relative to the ends of the second layer.

10. The method of claim 1 , further comprising preventing exposure of the first, second and third layers to oxygen during forming of the first, second and third layers.

11. A method of forming a replacement gate structure of a field-effect transistor, the replacement gate structure including a trench defined by a base and side walls, the method comprising:

forming a high-dielectric-constant (high-k) layer in the trench to conform to a shape of the trench;

forming a first layer on the high-k layer to conform to a shape of the trench, the first layer being an aluminum-free metal nitride;

forming a second layer on the first layer to conform to a shape of the trench, the second layer comprising aluminum and at least one other metal, wherein forming the second layer includes depositing layers of aluminum to the at least one other metal in a sequence such that a ratio of aluminum to the at least one other metal is a gradient having a higher ratio at a center portion of the second layer and a lower ratio at ends of the second layer; and

forming a third layer on the second layer to conform to a shape of the trench, the third layer being an aluminum-free metal nitride.

12. The method of claim 11 , further comprising forming a metal gap fill layer on the third layer to fill a gap defined by the substrate and side walls via the high-k layer, and the first, second, and third layers.

13. The method of claim 11 , wherein the FET is a finFET and the side walls are at least one of source and drain structures and channels extending between the source and drain structures.

14. The method of claim 11 , wherein the high-k layer includes hafnium.

15. The method of claim 11 , wherein the first and third layers comprise one of titanium nitride (TiN) and tantalum nitride (TaN).

16. The method of claim 11 , wherein the second layer includes titanium and aluminum (TiAl).

17. The method of claim 11 , wherein the second layer does not include nitrogen.

18. The method of claim 11 , wherein forming the second layer includes forming the layers of aluminum in sequence with the layers of the at least one other metal such that the layers of the aluminum are formed with greater frequency at the center portion of the second layer relative to the ends of the second layer.

19. The method of claim 11 , further comprising preventing exposure of the first, second and third layers to oxygen during forming of the first, second and third layers.

Assignments (4)
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 073658/0462 →
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 073658/0849 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 051489/0557 →