IP Library › Granted Patent US 8,716,130
Granted Patent B2
US 8,716,130 · App. 13/643,102 · Granted May 6, 2014

Method of manufacturing semiconductor device

Inventors: Kippei Sugita (Nirasaki, JP); Kenji Matsuda (Nirasaki, JP); Hiroyuki Hashimoto (Nirasaki, JP); Muneo Harada (Nirasaki, JP)
Assignee: Tokyo Electron Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,716,130
App. No.
13/643,102
Granted
May 6, 2014
Kind
B2
Abstract

The method includes forming a hole penetrating from one surface of a substrate to an electrode formed on the other surface of the substrate; forming an organic insulating film in the hole; removing at least a part of the organic insulating film formed in a bottom portion of the hole and not the organic insulating film formed on a side wall portion of the hole, to expose the electrode; cleaning an exposed surface of the electrode by using plasma of an inert gas; filling a conductive metal in the hole; removing at least a part of a surface of the organic insulating film by the reaction of oxygen plasma; and annealing the substrate in a dysoxidative atmosphere.

Claims (15)

1. A method of manufacturing a semiconductor device, the method comprising:

forming a hole penetrating from one surface of a substrate to an electrode formed on the other surface of the substrate;

forming an organic insulating film in the hole;

removing at least a part of the organic insulating film formed in a bottom portion of the hole and not the organic insulating film formed on a side wall portion of the hole, to expose the electrode;

cleaning an exposed surface of the electrode by using plasma of an inert gas;

filling a conductive metal in the hole;

removing at least a part of a surface of the organic insulating film by the reaction of oxygen plasma after the cleaning is performed; and

annealing the substrate in a dysoxidative atmosphere after the removing of at least the part of the surface of the organic insulation film is performed.

2. The method of claim 1 , wherein the organic insulating film is a polyimide film.

3. The method of claim 2 , wherein the polyimide film is formed by evaporation polymerization.

4. The method of claim 2 , wherein Ar plasma is used as the plasma of the inert gas during the cleaning.

5. The method of claim 2 , wherein the removing of the surface of the organic insulating film is performed by using down flow plasma.

6. The method of claim 2 , wherein in the annealing of the substrate, the substrate is heated to 200° C. to 400° C.

7. The method of claim 2 , wherein in the removing of the surface of the organic insulating film, the surface of the polyimide film is removed by at least 0.1 μm.

8. The method of claim 2 , wherein in the annealing of the substrate, the substrate is heated to 200° C. to 300° C.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2012
From: SUGITA, KIPPEI; MATSUDA, KENJI; HASHIMOTO, HIROYUKI; HARADA, MUNEO
To: TOKYO ELECTRON LIMITED
Reel/Frame 029292/0711 →
Priority Claims (1)
JP 2010-150823 · Jul 1, 2010 · national
Continuity (1)
Related Publication 20130089983A1 · Apr 11, 2013