IP Library Granted Patent US 8,897,388
Granted Patent B2
US 8,897,388 · App. 13/661,295 · Granted Nov 25, 2014

Crest factor reduction (CFR) using asymmetrical pulses

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,897,388
App. No.
13/661,295
Granted
Nov 25, 2014
Kind
B2
Abstract

Crest factor reduction (CFR) techniques are provided using asymmetrical pulses. A crest factor reduction method comprises obtaining one or more data samples; detecting at least one peak in the one or more data samples; performing peak cancellation on the at least one detected peak by applying an asymmetric cancellation pulse to the at least one detected peak; and providing processed versions of the one or more data samples. The asymmetric cancellation pulse is generated, for example, by a minimum phase filter and has a substantially minimum group delay. New peaks associated with peak re-growth are introduced substantially only to the one side of the asymmetric cancellation pulse. The process can optionally rewind by an amount greater than or substantially equal to a group delay of the asymmetric cancellation pulse to address the limited number of pre-cursors that may be present in the asymmetric cancellation pulse.

Claims (28)

1. A crest factor reduction method, comprising the steps of:

obtaining one or more data samples;

detecting at least one peak in said one or more data samples;

performing peak cancellation on said at least one detected peak by applying an asymmetric cancellation pulse to said at least one detected peak, wherein said asymmetric cancellation pulse is generated by a minimum phase filter and has a substantially minimum group delay; and

providing processed versions of said one or more data samples, wherein at least one of said detecting and performing steps are performed by at least one hardware device.

2. The method of claim 1 , wherein said asymmetric cancellation pulse comprises side taps substantially only to one side of a center tap of the asymmetric cancellation pulse, wherein said one side is in a direction said one or more samples are processed.

3. The method of claim 2 , wherein said asymmetric cancellation pulse introduces new peaks associated with peak re-growth substantially only to said one side of said asymmetric cancellation pulse.

4. The method of claim 1 , further comprising the step of rewinding said method by an amount greater than or substantially equal to a group delay of said asymmetric cancellation pulse before processing additional samples.

5. The method of claim 1 , wherein said one or more data samples are processed one or more of sample-by-sample and as a block of data samples.

6. A digital processor configured to perform crest factor reduction, comprising:

a memory; and

at least one hardware device, coupled to the memory, operative to:

obtain one or more data samples;

detect at least one peak in said one or more data samples;

perform peak cancellation on said at least one detected peak by applying an asymmetric cancellation pulse to said at least one detected peak, wherein said asymmetric cancellation pulse is generated by a minimum phase filter and has a substantially minimum group delay; and

provide processed versions of said one or more data samples.

7. The digital processor of claim 6 , wherein said asymmetric cancellation pulse comprises side taps substantially only to one side of a center tap of the asymmetric cancellation pulse, wherein said one side is in a direction said one or more samples are processed.

8. The digital processor of claim 7 , wherein said asymmetric cancellation pulse introduces new peaks associated with peak re-growth substantially only to said one side of said asymmetric cancellation pulse.

9. The digital processor of claim 6 , wherein said peak cancellation rewinds by an amount greater than or substantially equal to a group delay of said asymmetric cancellation pulse before processing additional samples.

10. The digital processor of claim 6 , wherein said one or more data samples are processed one or more of sample-by-sample and as a block of data samples.

11. A crest factor reduction block, comprising:

an input port to receive one or more data samples;

one or more peak detector and pulse cancellers to detect at least one peak in said one or more data samples and perform peak cancellation on said at least one detected peak by applying an asymmetric cancellation pulse to said at least one detected peak, wherein said asymmetric cancellation pulse is generated by a minimum phase filter and has a substantially minimum group delay; and

an output port to provide processed versions of said one or more data samples.

12. The crest factor reduction block of claim 11 , wherein said asymmetric cancellation pulse comprises side taps substantially only to one side of a center tap of the asymmetric cancellation pulse, wherein said one side is in a direction said one or more samples are processed.

13. The crest factor reduction block of claim 12 , wherein said asymmetric cancellation pulse introduces new peaks associated with peak re-growth substantially only to said one side of said asymmetric cancellation pulse.

14. The crest factor reduction block of claim 11 , wherein said one or more peak detector and pulse cancellers rewind by an amount greater than or substantially equal to a group delay of said asymmetric cancellation pulse before processing additional samples.

15. The crest factor reduction block of claim 11 , wherein said one or more data samples are processed one or more of sample-by-sample and as a block of data samples.

Assignments (5)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS AT REEL/FRAME NO. 32856/0031 Recorded May 29, 2015
From: DEUTSCHE BANK AG NEW YORK BRANCH
To: LSI CORPORATION
Reel/Frame 035797/0943 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2015
From: LSI CORPORATION
To: INTEL CORPORATION
Reel/Frame 035090/0477 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 16, 2013
From: MOLINA, ALBERT; AZADET, KAMERAN; LI, CHENGZHOU
To: LSI CORPORATION
Reel/Frame 029644/0602 →