IP Library Granted Patent US 8,890,217
Granted Patent B2
US 8,890,217 · App. 13/670,418 · Granted Nov 18, 2014

Electronic device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,890,217
App. No.
13/670,418
Granted
Nov 18, 2014
Kind
B2
Abstract

An electronic device including an insulating substrate, a chip and a patterned conductive layer is provided. The insulating substrate has an upper surface and a lower surface opposite to each other. The chip is disposed above the upper surface of the insulating substrate. The patterned conductive layer is disposed between the upper surface of the insulating substrate and the chip. The chip is electrically connected to an external circuit via the patterned conductive layer. Heat generated by the chip is transferred to external surroundings via the patterned conductive layer and the insulating substrate.

Claims (15)

1. An electronic device, comprising:

an insulating substrate having an upper surface and a lower surface opposite to each other;

a chip disposed above the upper surface of the insulating substrate, wherein the chip comprises a chip substrate, a semiconductor layer, and a plurality of conductive contacts, the semiconductor layer is located between the chip substrate and the conductive contacts, a thickness of the insulating substrate is 0.6 to 1 times a thickness of the chip substrate, and a specific surface area of the insulating substrate is greater than 1.1 times a specific surface area of the chip substrate; and

a patterned conductive layer disposed between the upper surface of the insulating substrate and the chip, wherein the conductive contacts are directly connected to the patterned conductive layer, the chip is electrically connected to an external circuit via the patterned conductive layer, and heat generated by the chip is transferred to external surroundings via the patterned conductive layer and the insulating substrate.

2. The electronic device as claimed in claim 1 , wherein a specific heat of the insulating substrate is higher than 650 J/Kg-K.

3. The electronic device as claimed in claim 1 , wherein a coefficient of thermal conductivity of the insulating substrate is greater than 10 W/m-K.

4. The electronic device as claimed in claim 1 , wherein a material of the insulating substrate and a material of the chip substrate are the same.

5. The electronic device as claimed in claim 1 , wherein the chip further comprises a reflective layer disposed between the semiconductor layer and the conductive contacts, and the reflective layer directly contacts to at least one of the conductive contacts.

6. The electronic device as claimed in claim 1 , further comprising at least conductive connecting structure connected between the patterned conductive layer and the external circuit, the chip electrically connected to the external circuit via the patterned conductive layer and the conductive connecting structures.

7. The electronic device as claimed in claim 6 , wherein the external circuit comprises a lead frame, a circuit substrate, or a printed circuit board.

8. The electronic device as claimed in claim 1 , further comprising a heat dissipation device embedded in the lower surface of the insulating substrate.

9. The electronic device as claimed in claim 1 , further comprising an insulating layer and a plurality of heat dissipation channels, wherein the insulating layer is disposed between the patterned conductive layer and the insulating substrate, the heat dissipation channels pass through the upper surface and the lower surface of the insulating substrate, a top surface of each of the heat dissipation channels is connected to the insulating layer, and a bottom surface of each of the heat dissipation channels and the lower surface of the insulating substrate are coplanar.

10. The electronic device as claimed in claim 1 , wherein the insulating substrate further comprises at least a blind hole disposed on the lower surface.

11. The electronic device as claimed in claim 1 , wherein the patterned conductive layer is located on the upper surface of the insulating substrate.

12. The electronic device as claimed in claim 1 , wherein the patterned conductive layer is embedded in the upper surface of the insulating substrate, and a surface of the patterned conductive layer and the upper surface of the insulating substrate are coplanar.

Assignments (3)
ADDRESS CHANGE REGISTRATION FORM Recorded Dec 15, 2023
From: GENESIS PHOTONICS INC.
To: GENESIS PHOTONICS INC.
Reel/Frame 066044/0133 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2023
From: GENESIS PHOTONICS INC.
To: NICHIA CORPORATION
Reel/Frame 066044/0807 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 8, 2012
From: SU, PO-JEN; LI, YUN-LI; CHEN, CHENG-YEN; SHEU, GWO-JIUN
To: GENESIS PHOTONICS INC.
Reel/Frame 029259/0828 →