IP Library Granted Patent US 8,885,397
Granted Patent B2
US 8,885,397 · App. 13/683,239 · Granted Nov 11, 2014

Self-referenced MRAM cell with optimized reliability

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,885,397
App. No.
13/683,239
Granted
Nov 11, 2014
Kind
B2
Abstract

Magnetic random access memory (MRAM) element suitable for a thermally-assisted write operation and for a self-referenced read operation, including a magnetic tunnel junction portion having a first portion and a second portion, each portion including a storage layer, a sense layer, and a tunnel barrier layer; the magnetic tunnel junction further including an antiferromagnetic layer between the two storage layers and pinning a storage magnetization of each of the storage layers below a critical temperature, and freeing them at and above the critical temperature; such that, during a write operation, a free magnetization of each of the sense layer is magnetically saturable according to a direction of a write magnetic field when applied; and the storage magnetizations are switchable in a direction substantially parallel and corresponding to the direction of the saturated free magnetizations.

Claims (42)

1. Magnetic random access memory (MRAM) element suitable for a thermally-assisted write operation and for a self-referenced read operation and having a magnetoresistance ratio, the MRAM element comprising a magnetic tunnel junction portion having a first portion comprising:

a first storage layer having a first storage magnetization;

a first sense layer having a first free magnetization; and

a first tunnel barrier layer between the first storage layer and the first sense layer;

and a second portion, comprising:

a second storage layer having a second storage magnetization;

a second sense layer having a second free magnetization; and

a second tunnel barrier layer between the second storage layer and the second sense layer;

the magnetic tunnel junction portion further comprising an antiferromagnetic layer comprised between the first and second storage layers and pinning the first and second storage magnetizations at a low temperature threshold, and freeing the first and second storage magnetizations at a high temperature threshold;

wherein during a write operation, the first and second free magnetization are magnetically saturable according to a direction of a write magnetic field when the write magnetic field is applied; and

the first and second storage magnetization are switchable in a direction substantially parallel and corresponding to the direction of the saturated first and second free magnetizations.

2. MRAM element according to claim 1 ,

being further configured such that during a read operation the first and second free magnetizations are adjusted substantially simultaneously and in a direction substantially parallel.

3. MRAM element according to claim 1 ,

being further configured such that the first magnetic tunnel junction portion has a first resistance-area product that is substantially equal to a second resistance-area product of the second magnetic tunnel junction portion, such that a magnetoresistance ratio of the MRAM element remains substantially unchanged during the write operation.

4. MRAM element according to claim 1 , wherein

the first and second tunnel barrier layers comprise Al 2 O 3 or MgO.

5. MRAM element according to claim 1 , wherein

the first and second tunnel barrier layers have substantially the same thickness.

6. A method for writing to a MRAM element having a magnetoresistance ratio and comprising a magnetic tunnel junction portion having a first portion comprising: a first storage layer having a first storage magnetization; a first sense layer having a first free magnetization; and a first tunnel barrier layer between the first storage layer and the first sense layer; and a second portion, comprising: a second storage layer having a second storage magnetization; a second sense layer having a second free magnetization; and a second tunnel barrier layer between the second storage layer and the second sense layer;

the magnetic tunnel junction portion further comprising an antiferromagnetic layer comprised between the first and second storage layers and pinning the first and second storage magnetizations at a low temperature threshold, and freeing the first and second storage magnetizations at a high temperature threshold;

wherein during a write operation, the first and second free magnetization are magnetically saturable according to a direction of a write magnetic field when the write magnetic field is applied; and

the first and second storage magnetization are switchable in a direction substantially parallel and corresponding to the direction of the saturated first and second free magnetizations; the method comprising:

heating the MRAM element at the high temperature threshold;

switching the first and second storage magnetizations; and

cooling the MRAM element at the low temperature threshold such as to freeze the first and second storage magnetizations in their written state;

said switching comprising applying a write magnetic field such as to magnetically saturate the first and second free magnetization according to a direction of the write magnetic field; and

the first and second storage magnetizations being switched substantially simultaneously in a direction substantially parallel to each other.

7. Method for writing according to claim 6 , wherein

the MRAM element further comprises a field line in communication with the first and second magnetic tunnel junction portions and wherein

said switching first and second storage magnetizations is performed by a magnetic field generated by passing a field current through the field line.

8. A method for reading the MRAM having a magnetoresistance ratio and comprising a magnetic tunnel junction portion having a first portion comprising: a first storage layer having a first storage magnetization; a first sense layer having a first free magnetization; and a first tunnel barrier layer between the first storage layer and the first sense layer; and a second portion, comprising: a second storage layer having a second storage magnetization; a second sense layer having a second free magnetization; and a second tunnel barrier layer between the second storage layer and the second sense layer;

the magnetic tunnel junction portion further comprising an antiferromagnetic layer comprised between the first and second storage layers and pinning the first and second storage magnetizations at a low temperature threshold, and freeing the first and second storage magnetizations at a high temperature threshold;

wherein during a write operation, the first and second free magnetization are magnetically saturable according to a direction of a write magnetic field when the write magnetic field is applied; and

the first and second storage magnetization are switchable in a direction substantially parallel and corresponding to the direction of the saturated first and second free magnetizations; the method comprising:

adjusting the first and second free magnetizations in a first read direction;

measuring a first junction resistance value;

adjusting the first and second free magnetizations in a second read direction; and

measuring a second junction resistance value, wherein said adjusting the first and second free magnetizations is performed simultaneously.

9. Method for reading according to claim 8 , wherein

the MRAM element further comprises a field line in communication with the first and second magnetic tunnel junction portions and

said adjusting the first and second free magnetizations in a first read direction and in a second direction comprising applying a read magnetic field by passing a read current in the field line, the read magnetic field having a first direction and a second direction opposed to the first direction, respectively.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2024
From: CROCUS TECHNOLOGY SA
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 066350/0669 →
RELEASE OF SECURITY INTEREST Recorded Aug 30, 2023
From: LLC "SBERBANK INVESTMENTS"
To: CROCUS TECHNOLOGY, INC.
Reel/Frame 064783/0420 →
CHANGE OF ADDRESS Recorded Aug 21, 2023
From: CROCUS TECHNOLOGY SA
To: CROCUS TECHNOLOGY SA
Reel/Frame 064658/0730 →
SECURITY INTEREST Recorded Apr 13, 2018
From: CROCUS TECHNOLOGY, INC.
To: LLC "SBERBANK INVESTMENTS"
Reel/Frame 045938/0810 →