IP Library Granted Patent US 8,895,339
Granted Patent B2
US 8,895,339 · App. 13/718,598 · Granted Nov 25, 2014

Reducing MEMS stiction by introduction of a carbon barrier

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,895,339
App. No.
13/718,598
Granted
Nov 25, 2014
Kind
B2
Abstract

A mechanism for reducing stiction in a MEMS device by decreasing an amount of carbon from TEOS-based silicon oxide films that can accumulate on polysilicon surfaces during fabrication is provided. A carbon barrier material film is deposited between one or more polysilicon layer in a MEMS device and the TEOS-based silicon oxide layer. This barrier material blocks diffusion of carbon into the polysilicon, thereby reducing accumulation of carbon on the polysilicon surfaces. By reducing the accumulation of carbon, the opportunity for stiction due to the presence of the carbon is similarly reduced.

Claims (46)

1. A method for manufacturing a microelectromechanical systems (MEMS) device, the method comprising:

forming a first polysilicon layer over a substrate;

forming a sacrificial layer over the first polysilicon layer, wherein the sacrificial layer comprises silicon oxide deposited using tetraethyl orthosilicate (TEOS) gas;

forming a second polysilicon layer over the sacrificial layer;

annealing the second polysilicon layer wherein said annealing comprises heating the first and second polysilicon layers and the sacrificial layer to a temperature sufficient to relieve stress in the second polysilicon layer; and

forming a carbon barrier layer between the sacrificial layer and one or more of the first and second polysilicon layers, wherein

the carbon barrier layer prevents diffusion of carbon into an adjacent polysilicon layer from the sacrificial layer during said annealing, and

said forming the carbon barrier layer further comprises

forming a first carbon barrier layer over and in contact with at least a portion of the first polysilicon layer, wherein the first carbon barrier layer is formed prior to said forming the sacrificial layer; and

forming a second carbon barrier layer over and in contact with the sacrificial layer, wherein

the second carbon barrier layer is formed prior to said forming the second polysilicon layer, and

 at least a portion of the second polysilicon layer is formed in contact with the second carbon barrier layer.

2. The method of claim 1 wherein the carbon barrier layer comprises one of silicon nitride or silicon-germanium-carbon.

3. The method of claim 1 wherein said forming the carbon barrier layer comprises:

depositing the carbon barrier layer to a thickness of about 45 nm or greater.

4. The method of claim 1 wherein said forming the carbon barrier layer comprises:

forming the carbon barrier layer over and in contact with at least a portion of the first polysilicon layer, wherein said forming the carbon barrier layer is performed prior to forming the sacrificial layer.

5. The method of claim 1 wherein said forming the carbon barrier layer comprises:

forming the carbon barrier layer over and in contact with the sacrificial layer, wherein

forming the carbon barrier layer is performed prior to said forming the second polysilicon layer, and

at least a portion of the second polysilicon layer is formed in contact with the carbon barrier layer.

6. The method of claim 1 further comprising:

removing the sacrificial layer subsequent to said annealing, wherein said removing uses a wet etch.

7. The method of claim 6 further comprising:

removing the carbon barrier layer subsequent to said annealing.

8. The method of claim 1 further comprising:

forming a first insulating layer over the substrate, wherein the first polysilicon layer is formed over the first insulating layer; and

forming a second insulating layer over at least a portion of the first polysilicon layer.

9. A method of manufacturing a microelectromechanical systems (MEMS) device, the method comprising:

forming a fixed surface comprising a first layer of polysilicon;

forming a movable body providing a major surface facing the fixed surface, wherein at least a portion of the major surface is configured to contact at least a portion of the fixed surface and the at least a portion of the major surface comprises a second layer of polysilicon;

forming a sacrificial layer between the fixed surface and the movable body, wherein the sacrificial layer comprises silicon oxide deposited using tetraethyl orthosilicate (TEOS) gas; and

forming the first layer of polysilicon and the second layer of polysilicon such that carbon from the sacrificial layer does not diffuse into the first layer and second layer of polysilicon, wherein said forming the first and second layers of polysilicon such that carbon from the sacrificial layer does not diffuse into the first and second layers of polysilicon further comprises

forming a first carbon barrier layer over and in contact with at least a portion of the first layer of polysilicon wherein the first carbon barrier layer is formed prior to said forming the sacrificial layer, and

forming a second carbon barrier layer over and in contact with the sacrificial layer wherein the second carbon barrier layer is formed prior to said forming the second layer of polysilicon an at least a portion of the second layer of polysilicon is formed in contact with the second carbon barrier layer.

10. The method of claim 9 wherein the carbon barrier layer comprises one of silicon nitride or silicon-germanium-carbon.

11. The method of 9 wherein said forming the carbon barrier layer comprises depositing the carbon barrier layer to a thickness of at least about 45 nm.

12. A method for manufacturing a microelectromechanical systems (MEMS) device, the method comprising:

forming a first polysilicon layer over a substrate;

forming a sacrificial layer over the first polysilicon layer, wherein the sacrificial layer comprises silicon oxide deposited using tetraethyl orthosilicate (TEOS) gas;

forming a second polysilicon layer over the sacrificial layer;

annealing the second polysilicon layer wherein said annealing comprises heating the first and second polysilicon layers and the sacrificial layer to a temperature sufficient to relieve stress in the second polysilicon layer;

forming a carbon barrier layer between the sacrificial layer and one or more of the first and second polysilicon layers, wherein

the carbon barrier layer prevents diffusion of carbon into an adjacent polysilicon layer from the sacrificial layer during said annealing;

removing the sacrificial layer subsequent to said annealing, wherein said removing uses a wet etch; and

removing the carbon barrier layer subsequent to said annealing.

Assignments (21)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
MERGER Recorded Jan 3, 2017
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 041144/0363 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
PATENT RELEASE Recorded Jan 14, 2016
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037494/0312 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0671 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0685 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Apr 22, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030258/0558 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Apr 22, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 030258/0540 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Apr 22, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030258/0523 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2012
From: MONTEZ, RUBEN B.; STEIMLE, ROBERT F.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 029492/0909 →