IP Library Granted Patent US 8,923,777
Granted Patent B2
US 8,923,777 · App. 13/776,475 · Granted Dec 30, 2014

Low-IF transceiver architecture

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,923,777
App. No.
13/776,475
Granted
Dec 30, 2014
Kind
B2
Abstract

A transceiver, receiver, and transmitter are provided. The transceiver may also include a programmable matching block configured to implement impedance-matching between an antenna and the receiver and/or between the antenna and the transmitter. The programmable matching block may implement the impedance-matching through a shared matching circuit block. The programmable matching block may include at least one of a programmable inductor and a programmable capacitor.

Claims (22)

1. A transceiver, comprising:

a receiver;

a transmitter; and

a programmable matching block that compensates for antenna impedance variation due to environment change and implementing impedance-matching between an antenna and a receiver input and between the antenna and a transmitter output through a shared matching circuit block, the programmable matching block including an inductor and a programmable capacitor coupled in parallel between terminals of the transmitter and the receiver in the shared matching block.

2. A transceiver as claimed in claim 1 , wherein the programmable matching block is detachably connectable to the antenna.

3. A transceiver as claimed in claim 1 , wherein the programmable matching block is detachably connectable to the antenna via a single port.

4. A transceiver as claimed in claim 1 , wherein the programmable capacitor comprises a plurality of capacitors, each capacitor coupled in series with a respective transistor between the terminals.

5. A transceiver as claimed in claim 4 , wherein each respective transistor has a terminal for receiving a respective control signal, wherein a control signal is provided by a number of bits equal to a number of respective transistors.

6. A transceiver as claimed in claim 5 , wherein the control signal is determined by a received signal strength indicator.

7. A transceiver as claimed in claim 1 , wherein the antenna is an inductive antenna.

8. A transceiver, comprising:

a receiver;

a transmitter; and

a programmable matching block that compensates for antenna impedance variation due to environment change and implementing impedance-matching between an antenna and a receiver input and between the antenna and a transmitter output through a shared matching circuit block, the programmable matching block including a first programmable capacitor coupled in parallel between upper and lower terminals of the antenna, a second programmable capacitor coupled in parallel between upper and lower terminals of the transmitter and the receiver in the shared matching block, a first inductor coupled between the upper terminal of the antenna and the upper terminal of the transmitter and receiver in the shared matching block and between the first programmable capacitor and the second programmable capacitor, and a second inductor coupled between the lower terminal of the antenna and the lower terminal of the transmitter and receiver in the shared matching block and between the first programmable capacitor and the second programmable capacitor.

9. A transceiver as claimed in claim 8 , wherein the programmable matching block is detachably connectable to the antenna.

10. A transceiver as claimed in claim 8 , wherein the programmable matching block is detachably connectable to the antenna via a single port.

11. A transceiver as claimed in claim 8 , wherein:

the first programmable capacitor comprises a plurality of capacitors, each capacitor of the respective plurality of capacitors of the first capacitor being coupled in series with a corresponding transistor between the upper and lower terminals of the antenna; and

the second programmable capacitor comprises a plurality of capacitors, each capacitor of the respective plurality of capacitors of the second capacitor being coupled in series with a corresponding transistor between the upper and lower terminals of the transmitter and receiver.

12. A transceiver as claimed in claim 11 , wherein each of the transistors has a terminal for receiving a respective control signal, wherein a control signal is provided by a number of bits equal to a number of respective transistors.

13. A transceiver as claimed in claim 12 , wherein the control signal is determined by a received signal strength indicator.

14. A transceiver as claimed in claim 8 , wherein the antenna is an inductive antenna.

Assignments (4)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 10, 2013
From: AHMADI, MOHAMMED; WEALE, GARETH
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 031381/0008 →