IP Library Granted Patent US 9,218,954
Granted Patent B2
US 9,218,954 · App. 13/872,821 · Granted Dec 22, 2015

Defect capping method for reduced defect density epitaxial articles

Inventors: Rajiv K. Singh (Newberry, FL); Arul Chakkaravarthi Arjunan (Gainesville, FL)
Assignees: Sinmat, Inc.; University of Florida Research Foundation, Inc.
H01L21/0201C30B25/186C30B29/36H01L21/0237H01L21/0254H01L21/02378H01L21/02389H01L21/02439H01L21/02458H01L21/02521H01L21/02529H01L21/02639H01L21/02647H01L21/30608H01L21/30617H01L21/30625H01L29/1608H01L29/2003
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,218,954
App. No.
13/872,821
Granted
Dec 22, 2015
Kind
B2
Abstract

A method for forming an epitaxial layer on a substrate surface having crystalline defect or amorphous regions and crystalline non-defect regions includes preferential polishing or etching the crystalline defect or amorphous regions relative to the crystalline non-defect regions to form a decorated substrate surface having surface recess regions. A capping layer is deposited on the decorated substrate surface to cover the crystalline non-defect regions and to at least partially fill the surface recess regions. The capping layer is patterned by removing the capping layer over the crystalline non-defect regions to form exposed non-defect regions while retaining the capping layer in at least a portion of the surface recess regions. Selective epitaxy is then used to form the epitaxial layer, wherein the capping layer in the surface recess regions restricts epitaxial growth of the epitaxial layer over the surface recess regions.

Claims (18)

1. A method for forming an epitaxial layer on a substrate comprising a substrate surface having crystalline defect or amorphous regions and crystalline non-defect regions, comprising:

preferential polishing said crystalline defect or amorphous regions relative to said crystalline non-defect regions using chemical mechanical polishing (CMP) to form a decorated substrate surface comprising surface recess regions;

depositing a capping layer on said decorated substrate surface to cover said crystalline non-defect regions and to at least partially fill said surface recess regions;

patterning said capping layer by removing said capping layer over said crystalline non-defect regions to form exposed non-defect regions while retaining said capping layer in at least a portion of said surface recess regions, and

selective epitaxy to form said epitaxial layer, wherein said capping layer in said surface recess regions restricts epitaxial growth of said epitaxial layer over said surface recess regions.

2. The method of claim 1 , further comprising chemical mechanical polishing (CMP) after said selective epitaxy to a top surface of said epitaxial layer to provide atomic level smoothness.

3. The method of claim 1 , further comprising chemical mechanical polishing (CMP) said decorated substrate surface to provide an atomic scale finish before said depositing.

4. The method of claim 1 , wherein said depositing comprises a blanket deposition, and said capping layer provides a masking function for restricting said epitaxial growth of said epitaxial layer over said surface recess regions.

5. The method of claim 4 , wherein said depositing comprises physical, chemical or vapor deposition, or electrochemical or electroless deposition.

6. The method of claim 1 , wherein said patterning comprises chemical mechanical polishing (CMP).

7. The method of claim 1 , wherein said epitaxial layer is a homoepitaxial layer.

8. The method of claim 1 wherein said epitaxial layer is a heteroepitaxial layer.

9. The method of claim 1 , wherein said substrate comprises silicon having a 10 Angstrom to 1 mm thick first Group III-nitride semiconductor layer thereon and said epitaxial layer comprises a second Group III-nitride semiconductor layer.

10. The method of claim 1 , wherein said substrate surface comprises SiC or AlN.

11. The method of claim 1 , wherein an average crystalline defect density throughout said epitaxial layer is ≦10 8 cm −2 .

12. The method of claim 1 , wherein said epitaxial layer comprises a group IV, II-VI, III-V material, or a binary ternary or quaternary alloy of said group II-VI material or said III-V material.

13. The method of claim 1 , wherein a surface of said epitaxial layer has an atomic scale finish with a surface roughness less than 5 Å.

14. The method of claim 1 , wherein said CMP comprises using a slurry including a mixture of chemicals and particles.

Assignments (3)
SECURITY INTEREST Recorded Jul 8, 2022
From: ENTEGRIS, INC.; ENTEGRIS GP, INC.; POCO GRAPHITE, INC.; CMC MATERIALS, INC.; INTERNATIONAL TEST SOLUTIONS, LLC; QED TECHNOLOGIES INTERNATIONAL, INC.
To: TRUIST BANK, AS NOTES COLLATERAL AGENT
Reel/Frame 060613/0072 →
SECURITY INTEREST Recorded Jul 8, 2022
From: ENTEGRIS, INC.; ENTEGRIS GP, INC.; POCO GRAPHITE, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 060614/0980 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 14, 2020
From: SINMAT, INC.
To: ENTEGRIS, INC.
Reel/Frame 052388/0520 →
Continuity (2)
Division 12723309 · Mar 12, 2010
Related Publication 20130237041A1 · Sep 12, 2013