IP Library Granted Patent US 9,015,936
Granted Patent B2
US 9,015,936 · App. 13/891,204 · Granted Apr 28, 2015

Method for manufacturing IC substrate

Inventors: Che-Wei Hsu (Taoyuan, TW); Shih-Ping Hsu (Taoyuan, TW)
Assignee: Zhen Ding Technology Co., Ltd.
H05K3/108H05K3/0097H05K3/427H05K3/4602H05K2201/09509H05K2203/1545H01L23/4985H01L21/486H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,015,936
App. No.
13/891,204
Granted
Apr 28, 2015
Kind
B2
Abstract

A method for manufacturing an IC substrate includes following steps: providing a roll of double-sided flexible copper clad laminate; converting the roll of double sided flexible copper clad laminate into a roll of double sided flexible wiring board in a roll to roll manner; cutting the roll of double-sided flexible wiring board into a plurality of separate sheets of double sided flexible wiring board; forming first and second rigid insulating layers on the first and second wiring layers of each sheet of double sided flexible wiring board; forming third and fourth wiring layers on the first and second rigid insulating layers, and electrically connecting the first and third wiring layers, and electrically connecting the fourth and second wiring layers, thereby obtaining a sheet of substrate having a plurality of IC substrate units; and cutting the sheet of substrate into separate IC substrate units.

Claims (25)

1. A method for manufacturing an IC substrate, comprising:

providing a roll of double-sided flexible copper clad laminate, the roll of double-sided flexible copper clad laminate comprising a first copper layer, a flexible insulating layer, and a second copper layer, the flexible insulating layer being sandwiched between the first and second copper layers;

forming a plurality of conductive vias, patterning the first copper layer to form a first wiring layers, and patterning the second copper layer to form a second wiring layers in a roll to roll manner, the first wiring layer being electrically connected to the second wiring layer by at least one conductive via, thereby converting the roll of double-sided flexible copper clad laminate into a roll of double-sided flexible wiring board;

cutting the roll of double-sided flexible wiring board into a plurality of separate sheets of double sided flexible wiring board, each of the sheet of double sided flexible wiring board comprising a plurality of wiring board units, each wiring board unit comprising the first wiring layer, the flexible insulating layer, and a second wiring layer;

forming a first rigid insulating layer on the first wiring layer of each sheet of double sided flexible wiring board by lamination, and forming a second rigid insulating layer on the second wiring layer of each sheet of double sided flexible wiring board by lamination;

forming a third wiring layer on the first rigid insulating layer, and electrically connecting the first wiring layer and the third wiring layer, forming a fourth wiring layer on the second rigid insulating layer, and electrically connecting the fourth wiring layer and the second wiring layer, thereby obtaining a sheet of substrate having a plurality of IC substrate units; and

cutting the sheet of substrate into separate IC substrate units.

2. The method of claim 1 , wherein forming a plurality of conductive vias in a roll to roll manner comprises:

forming a plurality of first blind vias in the roll of double sided flexible copper clad laminate, each of first blind vias passing through the first copper layer and the flexible insulating layer; and

filling each first blind via with an electrically conductive material, thereby forming the conductive vias.

3. The method of claim 2 , wherein each first blind via is filled with an electrically conductive material by electroplating.

4. The method of claim 2 , wherein the plurality of first blind vias are defined in the roll of double sided flexible copper clad laminate by laser ablation.

5. The method of claim 4 , wherein after laser ablation, the method further comprises a step of applying a desmear process to each of the first blind vias.

6. The method of claim 1 , wherein forming a plurality of conductive vias in a roll to roll manner comprises:

forming a plurality of through holes in the roll of double sided flexible copper clad laminate, each of through holes passing through the first copper layer, the flexible insulating layer, and the second copper layer; and

filling each through hole with an electrically conductive material, thereby forming the conductive vias.

7. The method of claim 6 , wherein each first blind via is filled with an electrically conductive material by electroplating.

8. The method of claim 6 , wherein the plurality of through holes are defined in the roll of double sided flexible copper clad laminate by laser ablation.

9. The method of claim 8 , wherein after laser ablation, the method further comprises a step of applying a desmear process to each of the through holes.

10. The method of claim 1 , wherein after forming the third wiring layer and the fourth wiring layer, the method further comprises a step of forming a first solder mask on the third wiring layer and gaps defined between the third wiring layer, forming a second solder mask on the fourth wiring layer and gaps defined between the fourth wiring layer, and defining a plurality of openings in the first solder mask and the second solder mask, thereby defining copper surfaces exposed from the openings defined in the first solder mask as contact pads, and defining copper surfaces exposed from the opening defined in the second solder mask as soldering pads.

11. The method of claim 8 , wherein the third wiring layer is formed by a semi-additive process.

12. The method of claim 8 , wherein the third wiring layer and the fourth wiring layer are formed by a semi-additive process.

13. The method of claim 1 , wherein the step of forming a third wiring layer on the first rigid insulating layer, and electrically connecting the first wiring layer and the first wiring layer comprising:

defining at least one second blind via in the first rigid insulating layer, the at least one second blind via passing through the first rigid insulating layer, and exposing a part of the third wiring layer; and

filling the at least one second blind via with an electrically conductive material, and forming the third wiring layer on the first rigid insulating layer, the electrically conductive material in the at least one second blind via electrically connecting the first wiring layer to the third wiring layer.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2023
From: QI DING TECHNOLOGY QINHUANGDAO CO., LTD.; ZHEN DING TECHNOLOGY CO., LTD.
To: LEADING INTERCONNECT SEMICONDUCTOR TECHNOLOGY QINHUANGDAO CO., LTD.; ZHEN DING TECHNOLOGY CO., LTD.
Reel/Frame 064899/0050 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2016
From: ZHEN DING TECHNOLOGY CO., LTD.
To: QI DING TECHNOLOGY QINHUANGDAO CO., LTD.; ZHEN DING TECHNOLOGY CO., LTD.
Reel/Frame 039822/0423 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2013
From: HSU, CHE-WEI; HSU, SHIH-PING
To: ZHEN DING TECHNOLOGY CO., LTD.
Reel/Frame 030399/0182 →
Priority Claims (1)
CN 2012 1 01752976 · May 31, 2012 · national
Continuity (1)
Related Publication 20130318785A1 · Dec 5, 2013