IP Library Granted Patent US 8,937,501
Granted Patent B1
US 8,937,501 · App. 13/943,041 · Granted Jan 20, 2015

Active field effect transistor limiter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,937,501
App. No.
13/943,041
Granted
Jan 20, 2015
Kind
B1
Abstract

An apparatus having a detector and a circuit is disclosed. The detector may be configured to generate a control signal in response to a voltage level of an input signal. The circuit may be configured to (i) connect the input signal to a reference signal with a first impedance in response to the control signal in an asserted state and (ii) connect the input signal to the reference signal with a second impedance in response to the control signal in a deasserted state. One or more transistors in the circuit are generally biased to an off state while the control signal is in the deasserted state.

Claims (30)

1. An apparatus comprising:

a detector configured to generate a control signal in response to a voltage level of an input signal in a microwave frequency range; and

a circuit configured to (i) connect said input signal to a reference signal with a first impedance in response to said control signal in an asserted state and (ii) connect said input signal to said reference signal with a second impedance in response to said control signal in a deasserted state, wherein (a) said reference signal biases one or more transistors in said circuit above a pinch-off voltage to an off state while said control signal is in said deasserted state and (b) said reference signal is offset from a ground voltage of said circuit.

2. The apparatus according to claim 1 , wherein (i) said circuit has a plurality of DC paths that connect said input signal to said reference signal and (ii) one or more AC paths connect said input signal to said ground voltage.

3. The apparatus according to claim 1 , wherein said transistors are field effect transistors each having a source biased by said reference signal.

4. The apparatus according to claim 1 , further comprising an additional circuit configured to connect said input signal to said reference signal with different impedances based on said control signal.

5. The apparatus according to claim 4 , further comprising a tuning circuit configured to filter said input signal between said circuit and said additional circuit.

6. The apparatus according to claim 1 , further comprising an additional circuit configured to connect said input signal to said reference signal with different impedances based on said voltage level of said input signal.

7. The apparatus according to claim 1 , wherein a number of diodes in said detector determine when said control signal is in said asserted state and said deasserted state.

8. The apparatus according to claim 1 , wherein said apparatus is implemented as an integrated circuit.

9. The apparatus according to claim 1 , further comprising an additional circuit configured to (i) receive said input signal in parallel with said circuit and (ii) generate an output signal by filtering said input signal, wherein an output power of said output signal (a) tracks an input power of said input signal while said input power is below a threshold and (b) is reduced relative to said input power while said input power is above said threshold.

10. A method for active transistor limiting, comprising the steps of:

(A) generating a control signal in response to a voltage level of an input signal in a microwave frequency range;

(B) connecting said input signal to a reference signal with a first impedance through a circuit in response to said control signal in an asserted state; and

(C) connecting said input signal to said reference signal with a second impedance through said circuit in response to said control signal in a deasserted state, wherein (a) said reference signal biases one or more transistors in said circuit above a pinch-off voltage to an off state while said control signal is in said deasserted state and (b) said reference signal is offset from a ground voltage of said circuit.

11. The method according to claim 10 , wherein (i) said connecting of said input signal to said reference signal follows a plurality of DC paths through said circuit and (ii) one or more AC paths connect said input signal to said ground voltage.

12. The method according to claim 10 , wherein said transistors are field effect transistors each having a source biased by said reference signal.

13. The method according to claim 10 , further comprising the step of:

connecting said input signal to said reference signal through an additional circuit with different impedances based on said control signal.

14. The method according to claim 13 , further comprising the step of:

filtering said input signal between said circuit and said additional circuit.

15. The method according to claim 10 , further comprising the step of:

connecting said input signal to said reference signal through an additional circuit with different impedances based on said voltage level of said input signal.

16. The method according to claim 10 , wherein a number of diodes in a detector circuit determine when said control signal is in said asserted state and said deasserted state.

17. The method according to claim 10 , further comprising the steps of:

receiving said input signal in parallel at said circuit and an additional circuit; and

generating an output signal from said additional circuit by filtering said input signal, wherein an output power of said output signal (i) tracks an input power of said input signal while said input power is below a threshold and (ii) is reduced relative to said input power while said input power is above said threshold.

18. An apparatus comprising:

means for generating a control signal in response to a voltage level of an input signal in a microwave frequency range; and

means for connecting said input signal to a reference signal (i) with a first impedance in response to said control signal in an asserted state and (ii) with a second impedance in response to said control signal in a deasserted state, wherein (a) said reference signal biases one or more transistors in said means for connecting above a pinch-off voltage to an off state while said control signal is in said deasserted state and (b) said reference signal is offset from a ground voltage of said apparatus.

Assignments (5)
CHANGE OF NAME Recorded Jun 23, 2016
From: M/A-COM TECHNOLOGY SOLUTIONS HOLDINGS, INC.
To: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.
Reel/Frame 039139/0826 →
SECURITY INTEREST Recorded May 9, 2014
From: M/A-COM TECHNOLOGY SOLUTIONS HOLDINGS, INC.; MINDSPEED TECHNOLOGIES, INC.; BROOKTREE CORPORATION
To: GOLDMAN SACHS BANK USA
Reel/Frame 032859/0374 →
RELEASE OF SECURITY INTEREST Recorded May 8, 2014
From: JPMORGAN CHASE BANK, N.A.
To: M/A-COM TECHNOLOGY SOLUTIONS HOLDINGS, INC.
Reel/Frame 032857/0032 →
SECURITY AGREEMENT Recorded Sep 30, 2013
From: M/A-COM TECHNOLOGY SOLUTIONS HOLDINGS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 031314/0183 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 16, 2013
From: NOLL, ALAN L.; STRUBLE, WAYNE M.
To: M/A-COM TECHNOLOGY SOLUTIONS HOLDINGS, INC.
Reel/Frame 030805/0510 →