IP Library Granted Patent US 9,436,248
Granted Patent B2
US 9,436,248 · App. 13/956,118 · Granted Sep 6, 2016

Data processing system with protocol determination circuitry

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,436,248
App. No.
13/956,118
Granted
Sep 6, 2016
Kind
B2
Abstract

A semiconductor device includes a processing system including a section of power domain circuitry and a section of coin cell power domain circuitry. The coin cell power domain circuitry is configured to, when power is initially provided to the coin cell power domain circuitry, using power provided by a power management circuit as feedback to determine that the power management circuit provides the power in response to a power request signal being a toggle signal, and determine that the power management circuit provides the power in response to the power request signal being a pulse signal.

Claims (94)

1. A semiconductor device comprising:

a processing system including a section of power domain circuitry and a section of coin cell power domain circuitry, wherein the coin cell power domain circuitry is configured to:

when power is initially provided to the coin cell power domain circuitry, using power provided by a power management circuit as feedback to

determine that the power management circuit provides the power in response to a power request signal being a toggle signal, and

determine that the power management circuit provides the power in response to the power request signal being a pulse signal.

2. The device of claim 1 wherein to determine that the power management circuit provides the power in response to the toggle signal, the coin cell power domain circuitry is configured to:

from a reset state,

detect the power goes high to enter a second state;

from the second state, detect that the power stays high and configure a protocol to use the toggle signal, wherein a single cycle of the toggle signal transitions from low to high to enter a final state.

3. The device of claim 1 , wherein to determine that the power management circuit provides the power in response to the toggle signal, the coin cell power domain circuitry is configured to:

from a reset state,

detect the power is low and set the power request signal low to enter a third state;

from the third state, detect when the power goes high to enter a fifth state;

from the fifth state, detect that the power stays high and configure a protocol to use the toggle signal, wherein a single cycle of the toggle signal transitions from high to low to enter a final state.

4. The device of claim 1 , wherein to determine that the power management circuit provides the power in response to the pulse signal, the coin cell power domain circuitry is configured to:

from a reset state,

detect the power is low and set the power request signal low to enter a third state;

from the third state, detect when the power goes high to enter a fifth state;

from the fifth state, detect that the power goes low to enter a seventh state;

from the seventh state, set the power request signal high to enter an eighth state;

from the eighth state, detect when the power stays high and configure a protocol to use the pulse signal, wherein a single cycle of the pulse signal transitions from high to low and back to high to enter a final state.

5. The device of claim 4 wherein the coin cell power domain circuitry is further configured to:

from the seventh state, detect when the power stays low to enter a tenth state;

from the eighth state, detect when the power goes low and set the power request signal low to enter the tenth state;

from the tenth state, when an initial number of attempts is not exhausted and a specified period of time has expired, return to the reset state.

6. The device of claim 1 wherein to determine that the power management circuit provides the power in response to the pulse signal, the coin cell power domain circuitry is configured to:

from a reset state,

detect the power goes high to enter a second state;

from the second state, detect that the power goes low and set the power request signal low and then high to enter a fourth state;

from the fourth state, detect when the power goes high and set the power request signal low to enter a sixth state;

from the sixth state, detect that the power stays high and configure a protocol to use the pulse signal, wherein a single cycle of the pulse signal transitions from low to high and back to low to enter a final state.

7. The device of claim 6 wherein the coin cell power domain circuitry is further configured to:

from the fourth state, detect when the power stays low and the power request signal is low to enter a tenth state;

from the sixth state, detect when the power goes low to enter the tenth state;

from the tenth state, when an initial number of attempts is not exhausted and a specified period of time has expired, return to the reset state.

8. The device of claim 1 wherein the coin cell power domain circuitry is further configured to:

enter a twelfth state when a user presses a power button and set the power request signal high;

from the twelfth state, detect when the power is high and configure a protocol to use the trigger signal, wherein a single cycle of the trigger signal transitions from low to high to enter a final state.

9. The device of claim 1 wherein the coin cell power domain circuitry is further configured to:

enter a twelfth state when a user presses a power button and set the power request signal high;

from the twelfth state, detect when the user presses the power button longer than a specified time to enter a fourteenth state;

from the fourteenth state, detect when power is high and configure a protocol to use the pulse signal, wherein a single cycle of the pulse signal transitions from low to high and back to low to enter a final state.

10. The device of claim 1 wherein the coin cell power domain circuitry is further configured to:

enter a twelfth state when a user presses a power button and set the power request signal high;

from the twelfth state, detect when the user presses the power button longer than a specified time to enter a fourteenth state;

from the fourteenth state, detect when the power is low and set the power request signal low to enter a fifteenth state;

from the fifteenth state, detect the power is high and configure a protocol to use the trigger signal, wherein a single cycle of the trigger signal transitions from high to low to enter a final state.

11. The device of claim 1 wherein the coin cell power domain circuitry is further configured to:

enter a twelfth state when a user presses a power button and set the power request signal high;

from the twelfth state, detect when the user presses the power button at least a minimum specified time and set the power request signal to low to enter a thirteenth state;

from the thirteenth state, detect when power is high and configure a protocol to use the pulse signal, wherein a single cycle of the pulse signal transitions from high to low and back to high to enter a final state.

12. A semiconductor device comprising:

coin cell power domain circuitry configured to:

receive power provided by a power management circuit;

use the power as feedback to determine whether the power management circuit uses a toggle signal or a pulse signal to supply the power;

provide the toggle signal at an output pad when the power management circuit uses the toggle signal; and

provide the pulse signal at the output pad when the power management circuit uses the pulse signal.

13. The semiconductor device of claim 12 wherein:

the coin cell power domain circuitry is further configured to provide a power gate signal to power gated circuitry coupled to the coin cell power domain circuitry, wherein the power gated signal is used to remove power from the power gated circuitry while determining whether the power management circuit uses a toggle signal or a pulse signal.

14. The semiconductor device of claim 12 wherein:

the coin cell power domain circuitry is further configured to provide the toggle signal or the pulse signal for subsequent power request signals to the power management circuit.

15. The device of claim 12 wherein to determine that the power management circuit uses the toggle signal, the coin cell power domain circuitry is configured to:

detect the power transitions from a first state to a second state;

from the second state, detect that the power returns to the first state.

16. The device of claim 12 , wherein to determine that the power management circuit uses the pulse signal, the coin cell power domain circuitry is configured to:

from a reset state,

detect power is low and a power request signal is low to enter a first state;

from the first state, detect the power request signal goes high while the power is low to enter a third state;

from the third state, detect when the power goes high to enter a fifth state;

from the fifth state, detect that the power request signal goes high to enter a seventh state;

from the seventh state, detect the power request signal goes low to enter a ninth state;

from the ninth state, configure a protocol to use the pulse signal, wherein a single cycle of the pulse signal transitions from low to high and back to low to enter the ninth state.

17. The device of claim 12 , wherein to determine that the power management circuit uses the pulse signal, the coin cell power domain circuitry is configured to:

from a reset state,

detect when a power request signal goes high to enter a first state;

from the first state, detect the power goes high to enter a second state;

from the second state, detect that the power stays high and the power request signal goes low to enter a fourth state;

from the fourth state, detect when the power goes low and the power request signal goes high to enter a ninth state;

from the ninth state, configure a protocol to use the pulse signal, wherein a single cycle of the pulse signal transitions from high to low and back to high to enter the ninth state.

18. The device of claim 12 wherein the coin cell power domain circuitry is further configured to:

enter a twelfth state when a user presses a power button and set the power request signal high;

from the twelfth state, detect when the power is high and configure a protocol to use the trigger signal, wherein a single cycle of the trigger signal transitions from low to high to enter a final state;

from the twelfth state, detect when the user presses the power button longer than a specified time to enter a fourteenth state, and from the fourteenth state,

detect when power is high and configure a protocol to use the pulse signal,

wherein a single cycle of the pulse signal transitions from low to high and back to low to enter a final state;

detect when the power is low and set the power request signal low to enter a fifteenth state, and from the fifteenth state, detect the power is high and configure a protocol to use the trigger signal, wherein a single cycle of the trigger signal transitions from high to low to enter a final state;

from the twelfth state, detect when the user presses the power button at least a minimum specified time and set the power request signal to low to enter a thirteenth state;

from the thirteenth state, detect when power is high and configure a protocol to use the pulse signal, wherein a single cycle of the pulse signal transitions from high to low and back to high to enter a final state.

19. A method comprising:

receiving, in coin cell power domain circuitry, power provided by a power management circuit;

testing, in the coin cell power domain circuitry, different combinations of the power and a power request signal to determine a signaling protocol used by the power management circuit to supply the power; and

providing the power request signal based on the signaling protocol at an output pad coupled to the coin cell power domain circuitry.

20. The method of claim 19 further comprising:

configuring pull resistors coupled to the output pad to a supply voltage or ground based on whether the signaling protocol is active high or active low.

Assignments (17)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
MERGER Recorded Jan 3, 2017
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 041144/0363 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PCT NUMBERS IB2013000664, US2013051970, US201305935 PREVIOUSLY RECORDED AT REEL: 037444 FRAME: 0787. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Oct 17, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 040450/0715 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 5, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037444/0787 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0874 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Nov 13, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 031627/0158 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Nov 13, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031627/0201 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 1, 2013
From: CASE, LAWRENCE L.; BROCKER, MATTHEW W.; SUN, MINGLE; TKACIK, THOMAS E.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 030925/0658 →