IP Library Patent Application 14020430
Patent Application
App. No. 14/020,430

TRANSISTOR WITH BONDED GATE DIELECTRIC

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
14/020,430
Abstract

A method for forming a semiconductor device includes forming a dielectric layer on a first substrate and wafer bonding the dielectric layer of the first substrate to a second substrate including SiC with a passivating layer formed on the SiC. A portion of the first substrate is removed from a side opposite the dielectric layer. The dielectric layer is patterned to form a gate dielectric for a field effect transistor formed on the second substrate.

Claims (17)

1 . A semiconductor device, comprising:

a SiC substrate;

a passivation layer of silicon oxide directly on the SiC substrate having a thickness of 2 nm to 10 nm;

a thermally grown dielectric formed directly on a silicon layer and wafer bonded to the SiC such that the thermally grown dielectric forms a gate dielectric, the thermally grown dielectric is composed of silicon oxide and has a thickness ranging from 50 nm to 500 nm, wherein the thermally grown dielectric that provides the gate dielectric is directly coupled to the passivation layer by a bonded interface;

a gate conductor provided directly on the gate dielectric; and

source and drain regions formed in the SiC substrate adjacent to the gate dielectric.

2 . The device as recited in claim 1 , wherein the gate conductor includes the silicon layer.

3 . (canceled)

4 . (canceled)

5 . (canceled)

6 . (canceled)

7 . (canceled)

8 . The semiconductor device of claim 1 , wherein the passivation layer has ends that are aligned with edges of the gate conductor.

9 . The semiconductor device of claim , wherein the passivation layer extends across an upper surface of the source and drain regions.

10 . (canceled)

11 . The semiconductor device of claim 1 , wherein the gate conductor is comprised of silicon, silicon germanium or a combination thereof.

12 . The semiconductor device of claim 1 , wherein the gate conductor is comprised of copper, tungsten, titanium, aluminum, doped polysilicon, organic conductors or a combination thereof.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2019
From: GLOBALFOUNDRIES INC.
To: ALSEPHINA INNOVATIONS INC.
Reel/Frame 049709/0871 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: GLOBALFOUNDRIES U.S. 2 LLC; GLOBALFOUNDRIES U.S. INC.
To: GLOBALFOUNDRIES INC.
Reel/Frame 036779/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2015
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: GLOBALFOUNDRIES U.S. 2 LLC
Reel/Frame 036550/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 6, 2013
From: HEKMATSHOARTABARI, BAHMAN; KHAKIFIROOZ, ALI; SHAHIDI, GHAVAM G.; SHAHRJERDI, DAVOOD
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 031154/0095 →