IP Library Granted Patent US 8,885,389
Granted Patent B2
US 8,885,389 · App. 14/089,715 · Granted Nov 11, 2014

Continuous mesh three dimensional non-volatile storage with vertical select devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,885,389
App. No.
14/089,715
Granted
Nov 11, 2014
Kind
B2
Abstract

A three-dimensional array adapted for memory elements that reversibly change a level of electrical conductance in response to a voltage difference being applied across them. Memory elements are formed across a plurality of planes positioned different distances above a semiconductor substrate. Bit lines to which the memory elements of all planes are connected are oriented vertically from the substrate and through the plurality of planes.

Claims (7)

1. A method for operating a non-volatile storage system, comprising:

applying data dependent signals to a plurality of global bit lines;

applying address dependent signals to a set of word lines connected to a monolithic three dimensional array of memory elements that form a continuous mesh with the word lines and vertically oriented bit lines, the monolithic three dimensional array of memory elements is positioned above and not in a substrate;

applying an enable signal to a first select line to turn on a plurality of vertically oriented select devices that are above and not in the substrate, the vertically oriented select devices are connected to the vertically oriented bit lines and the global bit lines such that turning on the plurality of vertically oriented select devices provides the signals from the global bit lines to the vertically oriented bit lines, the vertically oriented bit lines are above and not in the substrate; and

performing one or more memory operations in response to the applying data dependent signals to the plurality of global bit lines, applying address dependent signals to the set of word lines and applying the enable signal to the first select line.

2. The method of claim 1 , further comprising:

applying a disable signal to other select lines connected to other vertically oriented select devices that are above and not in the substrate such that the other vertically oriented select devices do not turn on.

Assignments (3)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →