IP Library Granted Patent US 9,202,793
Granted Patent B1
US 9,202,793 · App. 14/140,829 · Granted Dec 1, 2015

Integrated circuit packaging system with under bump metallization and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,202,793
App. No.
14/140,829
Granted
Dec 1, 2015
Kind
B1
Abstract

An integrated circuit packaging system and method of manufacture thereof including: providing a substrate; forming contact pads on top of the substrate; forming a protection layer on top of the contact pads and the substrate; exposing the contact pads from the protection layer; printing under bump metallization (UBM) layers over the exposed contact pads extended over the protection layer with conductive inks; and forming bumps on top of the under bump metallization layers. It also including: printing an adhesion layer using conductive ink, wherein the adhesion layer comprises interconnected adhesion layer pads; forming additional under bump metallization (UBM) layers and bumps on top of the adhesion layer pads utilizing an electro-deposition process; and removing connections among the interconnected adhesion layer pads.

Claims (24)

1. A method of manufacture of a semiconductor packaging system comprising:

providing a substrate;

forming contact pads on top of the substrate;

forming a protection layer on top of the contact pads and the substrate;

exposing the contact pads from the protection layer;

printing an adhesion layer using conductive ink, wherein the adhesion layer comprises interconnected adhesion layer pads;

forming additional under bump metallization (UBM) layers and bumps on top of the adhesion layer pads utilizing an electro-deposition process; and

removing connections among the interconnected adhesion layer pads.

2. The method as claimed in claim 1 wherein printing the adhesion layers includes ink jet printing or stencil printing with the conductive ink.

3. The method as claimed in claim 1 wherein printing the adhesion layers includes printing a selectively deposited adhesion layer, wherein the selectively deposited adhesion layer comprises adhesion layer pads, and adhesion layer bars connecting the adhesion layer pads.

4. The method as claimed in claim 1 wherein printing the adhesion layers includes using a UV curable conductive ink.

5. The method as claimed in claim 1 wherein removing the connections includes removing a portion of the adhesion layer bars.

6. A method of manufacture of an integrated circuit packaging system comprising:

providing a silicon substrate;

forming aluminum pads on top of the silicon substrate;

forming a passivation layer on top of the aluminum pads and the silicon substrate;

exposing the aluminum pads from the passivation layer;

printing an adhesion layer using conductive ink, wherein the adhesion layer comprises interconnected adhesion layer pads;

forming additional under bump metallization (UBM) layers and solder bumps on top of the adhesion layer pads utilizing an electro-deposition process; and

removing connections among the interconnected adhesion layer pads.

7. The method as claimed in claim 6 wherein printing the adhesion layers includes ink jet printing or stencil printing with the conductive ink.

8. The method as claimed in claim 6 wherein printing the adhesion layers includes printing a selectively deposited adhesion layer, wherein the selectively deposited adhesion layer comprises adhesion layer pads, and adhesion layer bars connecting the adhesion layer pads.

9. The method as claimed in claim 6 wherein printing the adhesion layers includes using a UV curable conductive ink.

10. The method as claimed in claim 6 wherein removing the connections includes removing a portion of the adhesion layer bars.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
CHANGE OF NAME Recorded Jul 22, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 039428/0928 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 21, 2014
From: SHIM, IL KWON; KIM, KYUNG MOON; CHI, HEEJO; KOO, JUNMO; LIAO, BARTHOLOMEW; CAMACHO, ZIGMUND RAMIREZ
To: STATS CHIPPAC LTD.
Reel/Frame 032010/0295 →