IP Library Granted Patent US 8,872,572
Granted Patent B2
US 8,872,572 · App. 14/147,647 · Granted Oct 28, 2014

Semiconductor device and electronic appliance

Inventors: Jun Koyama (Kanagawa, JP); Atsushi Umezaki (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/124H03K19/0013H03K17/687H03K19/018571
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,872,572
App. No.
14/147,647
Granted
Oct 28, 2014
Kind
B2
Abstract

The amplitude voltage of a signal input to a level shifter can be increased and then output by the level shifter circuit. Specifically, the amplitude voltage of the signal input to the level shifter can be increased to be output. This decreases the amplitude voltage of a circuit (a shift register circuit, a decoder circuit, or the like) which outputs the signal input to the level shifter. Consequently, power consumption of the circuit can be reduced. Alternatively, a voltage applied to a transistor included in the circuit can be reduced. This can suppress degradation of the transistor or damage to the transistor.

Claims (58)

1. A semiconductor device comprising:

a first transistor;

a second transistor;

a third transistor;

a fourth transistor;

a fifth transistor; and

a sixth transistor,

wherein a first terminal of the first transistor is directly connected to a first wiring, and a second terminal of the first transistor is directly connected to a second wiring,

wherein a first terminal of the second transistor is directly connected to a third wiring, and a second terminal of the second transistor is directly connected to the second wiring,

wherein a second terminal of the third transistor is electrically connected to a gate of the first transistor, and a gate of the third transistor is electrically connected to a fourth wiring,

wherein a first terminal of the fourth transistor is directly connected to the third wiring, and a gate of the fourth transistor is directly connected to a gate of the second transistor,

wherein a first terminal of the fifth transistor is electrically connected to a fifth wiring, a second terminal of the fifth transistor is directly connected to the gate of the second transistor, and a gate of the fifth transistor is electrically connected to the fifth wiring, and

wherein a first terminal of the sixth transistor is directly connected to the third wiring, a second terminal of the sixth transistor is directly connected to the gate of the second transistor, and a gate of the sixth transistor is electrically connected to the fourth wiring.

2. The semiconductor device according to claim 1 , wherein the third wiring is a power line.

3. The semiconductor device according to claim 1 , wherein the first wiring is a signal line.

4. The semiconductor device according to claim 1 , wherein the fifth wiring is a signal line.

5. A display device comprising:

a controller; and

a gate driver electrically connected to the controller, the gate driver comprising a semiconductor device according to claim 1 .

6. The semiconductor device according to claim 1 ,

wherein the first wiring is a first power supply line,

wherein the third wiring is a second power line,

wherein the fifth wiring is a third power line,

wherein the second wiring is a first signal line, and

wherein the fourth wiring is a second signal line.

7. The semiconductor device according to claim 1 , wherein the fourth wiring is electrically connected to a shift register circuit.

8. The semiconductor device according to claim 1 , wherein the first to sixth transistors are transistors comprising an oxide semiconductor.

9. An electronic appliance comprising the semiconductor device according to claim 1 .

10. A semiconductor device comprising:

a first transistor;

a second transistor;

a third transistor;

a fourth transistor;

a fifth transistor;

a sixth transistor, and

a capacitor;

wherein a first terminal of the first transistor is directly connected to a first wiring, and a second terminal of the first transistor is directly connected to a second wiring,

wherein a first terminal of the second transistor is directly connected to a third wiring, and a second terminal of the second transistor is directly connected to the second wiring,

wherein a second terminal of the third transistor is electrically connected to a gate of the first transistor, and a gate of the third transistor is directly connected to a fourth wiring,

wherein a first terminal of the fourth transistor is directly connected to the third wiring, and a gate of the fourth transistor is directly connected to a gate of the second transistor,

wherein a first terminal of the fifth transistor is electrically connected to a fifth wiring, and a second terminal of the fifth transistor is directly connected to the gate of the second transistor,

wherein a first terminal of the sixth transistor is directly connected to the third wiring, a second terminal of the sixth transistor is directly connected to the gate of the second transistor, and a gate of the sixth transistor is electrically connected to the fourth wiring, and

wherein a first terminal of the capacitor is directly connected to the third wiring, and a second terminal of the capacitor is directly connected to the gate of the second transistor.

11. The semiconductor device according to claim 10 , wherein the third wiring is a power line.

12. The semiconductor device according to claim 10 , wherein the first wiring is a signal line.

13. The semiconductor device according to claim 10 , wherein the fifth wiring is a signal line.

14. A display device comprising:

a controller; and

a gate driver electrically connected to the controller, the gate driver comprising a semiconductor device according to claim 10 .

15. The semiconductor device according to claim 10 ,

wherein the first wiring is a first power supply line,

wherein the third wiring is a second power line,

wherein the fifth wiring is a third power line,

wherein the second wiring is a first signal line, and

wherein the fourth wiring is a second signal line.

16. The semiconductor device according to claim 10 , wherein the fourth wiring is electrically connected to a shift register circuit.

17. The semiconductor device according to claim 10 , wherein the first to sixth transistors are transistors comprising an oxide semiconductor.

18. An electronic appliance comprising the semiconductor device according to claim 10 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 13, 2014
From: KOYAMA, JUN; UMEZAKI, ATSUSHI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 032425/0117 →
Priority Claims (1)
JP 2009-214848 · Sep 16, 2009 · national
Continuity (3)
Continuation 13921401 · Jun 19, 2013
Continuation 12879610 · Sep 10, 2010
Related Publication 20140117351A1 · May 1, 2014