Method and system of synchronizing processors to the same computational point
View Patent ↗A system for synchronizing central processing units (CPU) includes a schedule module that communicates a synchronization point, a first CPU that writes a first memory address to a first register in response to the first CPU reaching the synchronization point, and a second CPU that writes a second memory address to a second register in response to the second CPU reaching the synchronization point. The system further includes a first logical AND module that writes a first value to a third register based on the first and second memory addresses and a second logical AND module that writes a second value to a fourth register based on the first and second memory addresses. The system also includes a scheduler module that selectively generates a processor sync signal based on the first and second value.
1. A system for synchronizing central processing units (CPU) comprising:
a scheduler module that communicates a synchronization point;
a first CPU that writes a first memory address to a first register in response to the first CPU reaching the synchronization point;
a second CPU that writes a second memory address to a second register in response to the second CPU reaching the synchronization point;
a first logical AND module that writes a first value to a third register based on the first and second memory addresses;
a second logical AND module that writes a second value to a fourth register based on the first and second memory addresses; and
a scheduler module that selectively generates a processor sync signal based on the first and second value.
2. The system of claim 1 wherein the scheduler module generates the processor sync signal in response to the first and second values being set to 1.
3. The system of claim 1 wherein the scheduler module does not generate the processor sync signal in response to the first value not being equal to the second value.
4. The system of claim 1 wherein the first logical AND module performs a logical AND function on the first and second memory addresses.
5. The system of claim 4 wherein the first logical AND module writes a 1 to the third register in response to the first and second memory addresses being the same.
6. The system of claim 1 wherein the second logical AND module performs a logical AND function on the first and second memory addresses.
7. The system of claim 6 wherein the second logical AND module writes a 1 to the fourth register in response to the first and second memory addresses being the same.
8. The system of claim 1 wherein the first CPU includes a first processor module and wherein the second CPU includes a second processor module.
9. The system of claim 8 wherein the scheduler module communicates the processor sync signal to the first processor module and the second processor module.
10. The system of claim 9 wherein the first processor module selectively executes a first plurality of tasks in response to receiving the processor sync signal and wherein the second processor module selectively executes a second plurality of tasks in response to receiving the processor sync signal.