IP Library Granted Patent US 9,159,631
Granted Patent B2
US 9,159,631 · App. 14/261,276 · Granted Oct 13, 2015

Method and system for template assisted wafer bonding using pedestals

Inventor: Elton Marchena (Albuquerque, NM)
Assignee: Skorpios Technologies, Inc.
H01L21/8258G02B6/13H01L21/76251H01L31/18H01L33/005H01S5/0215H01S5/3013
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,159,631
App. No.
14/261,276
Granted
Oct 13, 2015
Kind
B2
Abstract

A method of fabricating a composite semiconductor structure includes providing a first substrate comprising a first material and having a first surface and forming a plurality of pedestals extending to a predetermined height in a direction normal to the first surface. The method also includes attaching a plurality of elements comprising a second material to each of the plurality of pedestals, providing a second substrate having one or more structures disposed thereon, and aligning the first substrate and the second substrate. The method further includes joining the first substrate and the second substrate to form the composite substrate structure and removing at least a portion of the first substrate from the composite substrate structure.

Claims (57)

1. A method of fabricating a composite semiconductor structure, the method comprising:

providing a first substrate comprising:

a first surface; and

a pedestal, wherein:

the pedestal extends from the first surface to a predetermined height; and

the pedestal extends in a direction normal to the first surface;

providing a second substrate comprising a first material and a recess;

attaching an element made of a second material to the pedestal;

bonding the element in the recess of the second substrate to form the composite semiconductor structure, wherein the first surface of the first substrate does not contact the second substrate; and

removing at least a portion of the first substrate from the composite structure.

2. A method of fabricating a composite semiconductor structure, the method comprising:

providing a first substrate comprising:

a first surface; and

a pedestal, wherein:

the pedestal extends from the first surface to a predetermined height; and

the pedestal extends in a direction normal to the first surface;

providing a second substrate comprising a first material and a recess;

attaching an element made of a second material to the pedestal; and

bonding the element in the recess of the second substrate to form the composite semiconductor structure, wherein the first surface of the first substrate does not contact the second substrate.

3. The method of fabricating the composite semiconductor structure as recited in claim 2 , the method further comprising removing at least a portion of the first substrate from the composite structure.

4. The method of fabricating the composite semiconductor structure as recited in claim 2 wherein the first substrate further comprises a splitting region in the pedestal.

5. The method of fabricating the composite semiconductor structure as recited in claim 4 , wherein the splitting region comprises an implanted region.

6. The method of fabricating the composite semiconductor structure as recited in claim 2 , wherein:

the recess has a depth;

the first substrate further comprises a splitting region in the pedestal;

the splitting region is a given distance from the predetermined height of the pedestal;

the element has a given thickness;

the depth of the recess is less than the sum of the given thickness of the element and the given distance between the splitting region and the predetermined height of the pedestal.

7. The method of fabricating the composite semiconductor structure as recited in claim 2 , wherein:

the second substrate has a device surface; and

one or more structures are on the device surface.

8. The method of fabricating the composite semiconductor structure as recited in claim 7 , wherein the one or more structures comprise at least one of an optical element or an integrated circuit.

9. The method of fabricating the composite semiconductor structure as recited in claim 2 , wherein:

the first material is silicon; and

the second material comprises at least one of III-V material, ferromagnetic materials, or nonlinear optical materials.

10. The method of fabricating the composite semiconductor structure as recited in claim 2 , further comprising forming the pedestal, wherein the pedestal is formed by masking and etching.

11. A method of fabricating a composite semiconductor structure, the method comprising:

providing a SOI substrate;

providing a photonic die;

providing an assembly substrate, the assembly substrate comprising:

a first surface; and

a pedestal, wherein:

the pedestal extends from the first surface to a predetermined height; and

the pedestal extends in a direction normal to the first surface;

mounting the photonic die to the pedestal of the assembly substrate; and

joining the photonic die to the SOI substrate to form the composite structure, wherein the first surface of the assembly substrate does not contact the SOI substrate.

12. The method of fabricating the composite semiconductor structure as recited in claim 11 , the method further comprising removing at least a portion of the assembly substrate from the composite structure.

13. The method of fabricating the composite semiconductor structure as recited in claim 11 , wherein the assembly substrate further comprises a second pedestal and the method further comprises:

attaching a second die to the second pedestal; and

bonding the second die to the SOI substrate.

14. The method of fabricating the composite semiconductor structure as recited in claim 13 , wherein the die and the second die are both diced from a common semiconductor substrate.

15. The method of fabricating the composite semiconductor structure as recited in claim 11 , wherein the SOI substrate comprises a plurality of silicon-based devices.

16. The method of fabricating the composite semiconductor structure as recited in claim 15 , wherein the plurality of silicon-based devices comprise an electrical or optical element.

17. The method of fabricating the composite semiconductor structure as recited in claim 11 , wherein the die comprises a laser gain medium, a detector active medium, or a modulator active medium.

18. The method of fabricating the composite semiconductor structure as recited in claim 11 , further comprising aligning the assembly substrate with the SOI substrate before bonding the die to the SOI substrate.

19. The method of fabricating the composite semiconductor structure as recited in claim 11 , wherein providing the assembly substrate comprises oxidizing a silicon substrate.

20. The method of fabricating the composite semiconductor structure as recited in claim 11 , wherein the pedestal comprises a splitting region.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Nov 22, 2017
From: PACIFIC WESTERN BANK
To: SKORPIOS TECHNOLOGIES, INC.
Reel/Frame 044751/0469 →
SECURITY INTEREST Recorded Oct 23, 2017
From: SKORPIOS TECHNOLOGIES, INC.
To: PACIFIC WESTERN BANK
Reel/Frame 044272/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 29, 2014
From: MARCHENA, ELTON
To: SKORPIOS TECHNOLOGIES, INC.
Reel/Frame 034095/0474 →
Continuity (3)
Continuation 13733337 · Jan 3, 2013
Provisional Application 61583095 · Jan 4, 2012
Related Publication 20140342479A1 · Nov 20, 2014