IP Library Granted Patent US 9,350,984
Granted Patent B2
US 9,350,984 · App. 14/288,201 · Granted May 24, 2016

Imagers with error generation capabilities

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,350,984
App. No.
14/288,201
Granted
May 24, 2016
Kind
B2
Abstract

A system may include a camera module having error generation circuitry, and processing circuitry that processes image data from the camera module. The processing circuitry may include error detection circuitry that monitors or otherwise processes the image data to verify correct operation of the camera module. To test for correct operation of the error detection circuitry, the processing circuitry may provide a control signal to the camera module that enables error generation and selects a type of fault for the error generation circuitry to emulate. In response to receiving the control signal, the error generation circuitry may emulate the fault at the camera module to produce faulty image data. The error generation circuitry may emulate the fault by modifying control signals at the camera module or modifying the digital image data stream produced by the camera module.

Claims (46)

1. A method of operating an electronic device having an image sensor, the method comprising:

controlling fault generation circuitry at the image sensor to select a fault type and to produce a fault of the selected fault type in image data;

with error detection circuitry, processing the image data to identify a fault type; and

determining whether the identified fault type matches the selected fault type.

2. The method defined in claim 1 further comprising:

in response to determining that the identified fault type fails to match the selected fault type, identifying that the error detection circuitry has failed.

3. The method defined in claim 2 further comprising:

with processing circuitry, performing automotive safety functions in a normal mode by processing normal image data from the image sensor.

4. The method defined in claim 3 further comprising:

in response to identifying that the error detection circuitry has failed, entering a safe mode in which the automotive safety functions are disabled.

5. The method defined in claim 4 further comprising:

in response to determining that the identified fault type matches the selected fault type, continuing to perform the automotive safety functions in the normal mode with the processing circuitry.

6. The method defined in claim 4 further comprising:

in response to identifying that the error detection circuitry has failed, alerting a user.

7. The method defined in claim 3 wherein controlling the fault generation circuitry at the image sensor to produce the fault of the selected fault type comprises:

during the normal mode, periodically controlling the fault generation circuitry to produce the fault of the selected fault type.

8. The method defined in claim 1 wherein the image sensor comprises a plurality of pixels arranged in rows and columns and wherein the selected fault type comprises a row address fault.

9. The method defined in claim 1 wherein the image sensor comprises a plurality of pixels arranged in rows and columns and wherein the selected fault type comprises a column address fault.

10. The method defined in claim 1 wherein the selected fault type comprises a temperature-based fault type and wherein the image sensor produces the fault in the image data by capturing an image and adding randomly generated noise values to the captured image.

11. Circuitry, comprising:

an image sensor that produces image data; and

fault generation circuitry that receives a fault control signal, selects a fault type, and generates errors in the image data in response to the fault control signal to produce a fault of the selected fault type in the image data.

12. The circuitry defined in claim 11 wherein the image sensor comprises:

a pixel array that produces pixel signals for the image data; and

timing and control circuitry that generates pixel array control signals for the pixel array, wherein the fault generation circuitry generates the errors in the image data in response to the fault control signal by modifying the pixel array control signals.

13. The circuitry defined in claim 12 wherein the pixel array comprises a plurality of pixels arranged in rows and columns and wherein the image sensor comprises:

row decoder circuitry that receives at least some of the pixel array control signals and generates row control signals for the rows of pixels, wherein the fault generation circuitry modifies the pixel array control signals to emulate faulty operation of the row decoder circuitry.

14. The circuitry defined in claim 13 wherein the image sensor further comprises:

column decoder circuitry that receives at least some of the pixel array control signals and generates column control signals for the pixel array, wherein the fault generation circuitry modifies the pixel array control signals to emulate faulty operation of the column decoder circuitry.

15. The circuitry defined in claim 12 further comprising:

digital signal processing circuitry that processes the pixel signals to produce the image data, wherein the fault generation circuitry adds digital values to the image data to emulate fault scenarios.

16. The circuitry defined in claim 15 wherein the fault generation circuitry comprises:

noise generation circuitry that generates and adds the digital values to the image data.

17. The circuitry defined in claim 16 wherein the noise generation circuitry comprises a random number generator that generates the digital values and wherein the fault generation circuitry emulates temperature-based faults by adding the digital values to the image data.

18. A system, comprising:

a central processing unit;

memory;

input-output circuitry; and

an imaging device, wherein the imaging device comprises:

an image sensor that produces image data; and

fault generation circuitry that selects a fault type and generates errors in the image data in response to receiving a fault control signal to produce a fault of the selected fault type in the image data.

19. The system defined in claim 18 further comprising:

a host subsystem, wherein the host subsystem performs automotive safety functions by processing the image data, wherein the host subsystem includes error detection circuitry that monitors the image data to identify faulty operation of the imaging device, wherein the host subsystem periodically transmits the fault control signal to the fault generation circuitry of the imaging device, and wherein the host subsystem determines whether the error detection circuitry is operating correctly based on whether the error detection circuitry correctly identifies the fault.

20. The system defined in claim 18 wherein the image sensor comprises:

a pixel array that produces pixel signals for the image data; and

control circuitry that produces control signals for the pixel array, wherein the fault generation circuitry modifies the control signals to generate the errors in the image data.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2014
From: APTINA IMAGING CORPORATION
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 034673/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2014
From: BECK, JEFFERY
To: APTINA IMAGING CORPORATION
Reel/Frame 032969/0758 →