IP Library Granted Patent US 9,484,413
Granted Patent B2
US 9,484,413 · App. 14/297,074 · Granted Nov 1, 2016

Methods of forming buried junction devices in silicon carbide using ion implant channeling and silicon carbide devices including buried junctions

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,484,413
App. No.
14/297,074
Granted
Nov 1, 2016
Kind
B2
Abstract

A semiconductor device structure according to some embodiments includes a silicon carbide substrate having a first conductivity type, a silicon carbide drift layer having the first conductivity type on the silicon carbide substrate and having an upper surface opposite the silicon carbide substrate, and a buried junction structure in the silicon carbide drift layer. The buried junction structure has a second conductivity type opposite the first conductivity type and has a junction depth that is greater than about one micron.

Claims (26)

1. A semiconductor device, comprising:

a silicon carbide substrate having a first conductivity type;

a silicon carbide drift layer having the first conductivity type on the silicon carbide substrate and having an upper surface opposite the silicon carbide substrate; and

a buried junction structure in the silicon carbide drift layer, wherein the buried junction structure has a second conductivity type opposite the first conductivity type and has a junction depth that is greater than about two microns;

wherein the buried junction structure comprises floating regions of the second conductivity type;

wherein the buried junction structure has a thickness of from about 1.5 microns to about 3 microns.

2. The semiconductor device of claim 1 , wherein the silicon carbide drift layer comprises an upper drift layer and a lower drift layer separated by the buried junction structure, wherein the lower drift layer is between the substrate and the upper drift layer, and wherein the upper drift layer has a thickness that is greater than about one micron.

3. The semiconductor device of claim 2 , wherein the buried junction structure has a junction depth, and wherein the semiconductor device has a radius of curvature that is equal to a thickness of the lower drift layer less the junction depth of the buried region, wherein the radius of curvature is less than a lateral width of the lower drift layer.

4. The semiconductor device of claim 1 , wherein the junction depth of the buried junction structure is greater than about 2 microns.

5. The semiconductor device of claim 1 , wherein the junction depth of the buried junction structure is greater than about 4 microns.

6. The semiconductor device of claim 1 , wherein the buried junction structure comprises a plurality of buried regions arranged in a grid.

7. The semiconductor device of claim 6 , wherein the plurality of buried regions are electrically isolated from one another.

8. The semiconductor device of claim 1 , wherein the buried junction structure comprises a first buried junction structure having a first junction depth, and wherein the semiconductor device further comprises a second buried junction structure having a second junction depth that is different from the first junction depth.

9. The semiconductor device of claim 8 , wherein the first and second buried junction structures are electrically isolated from one another.

10. The semiconductor device of claim 1 , further comprising a junction termination structure adjacent an active region of the device, wherein the junction termination structure has a junction depth that is about equal to the junction depth of the buried junction structure.

11. The semiconductor device of claim 1 , wherein the buried junction structure comprises a first buried junction structure having a first junction depth, and wherein the semiconductor device further comprises a second buried junction structure having a second junction depth that is greater than the first junction depth.

12. A method of forming an electronic device, comprising:

providing a silicon carbide drift layer having a first conductivity type and a first doping concentration and having a crystallographic axis; and

implanting dopant ions to a depth of greater than about one micron in the silicon carbide drift layer to form a buried junction structure in the silicon carbide drift layer, wherein the buried junction structure has a second conductivity type that is opposite the first conductivity type and has a second doping concentration that is greater than the first doping concentration, wherein implanting the dopant ions comprises implanting the dopant ions at an implant angle between a direction of implantation and the crystallographic axis of less than about 2°.

13. The method of claim 12 , wherein the implant angle is greater than 0.1°.

14. The method of claim 12 , wherein the implant angle is between 0.1° and 1°.

15. The method of claim 12 , wherein the implant angle is between 0.1° and 5°.

16. The method of claim 15 , wherein the silicon carbide drift layer has a thickness of from about 15 microns to about 200 microns.

17. The method of claim 12 , wherein the buried junction structure has a junction depth of from about 2.5 microns to about 4.5 microns into the drift layer.

18. The method of claim 12 , wherein the buried junction structure has a doping concentration of from about 1E17 cm −3 to about 1E20 cm −3 .

19. The method of claim 12 , wherein the buried junction structure comprises a first buried junction structure having a first junction depth, the method further comprising forming a second buried junction structure in the silicon carbide drift layer, the second buried junction structure having a second junction depth that is different from the first junction depth.

Assignments (8)
NOTICE OF GRANT OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Mar 26, 2026
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 075280/0919 →
RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY COLLATERAL AT REEL/FRAME NO. 64185/0755 Recorded Sep 30, 2025
From: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: WOLFSPEED, INC.
Reel/Frame 072989/0001 →
NOTICE OF GRANT OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Sep 30, 2025
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 072992/0113 →
NOTICE OF GRANT OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Sep 30, 2025
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 072992/0381 →
NOTICE OF GRANT OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Sep 30, 2025
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 072992/0467 →
NOTICE OF GRANT OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Sep 30, 2025
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 072992/0588 →
SECURITY INTEREST Recorded Jun 30, 2023
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION
Reel/Frame 064185/0755 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2014
From: VAN BRUNT, EDWARD ROBERT; SUVOROV, ALEXANDER V.; PALA, VIPINDAS; CHENG, LIN
To: CREE, INC.
Reel/Frame 033745/0765 →