IP Library Granted Patent US 9,331,146
Granted Patent B2
US 9,331,146 · App. 14/301,587 · Granted May 3, 2016

Silicon nanowire formation in replacement metal gate process

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,331,146
App. No.
14/301,587
Granted
May 3, 2016
Kind
B2
Abstract

Techniques for a semiconductor device are provided. Techniques are directed to forming a semiconductor device by: forming a fin structure in a substrate, forming a protective layer over an upper portion of the fin structure, the protective layer having an etch selectivity with respect to a material of the fin structure, and performing an undercut etch so as to remove a lower portion of the fin structure below the protective layer, thereby defining a nanowire structure from the fin structure.

Claims (28)

1. A method of forming a semiconductor device, the method comprising:

forming a fin structure in a substrate;

forming a protective layer over an upper portion of the fin structure, the protective layer having an etch selectivity with respect to a material of the fin structure, wherein the protective layer is directly on and is the same on both sidewalls of the fin structure; and

defining a nanowire structure from the fin structure by performing an undercut etch so as to remove a lower portion of the fin structure below the protective layer.

2. The method of claim 1 , further comprising:

forming a sacrificial planarizing layer over the lower portion of the fin structure, such that the sacrificial planarizing layer abuts both of the sidewalls of the fin structure, wherein the material of the fin structure is different from the sacrificial planarizing layer abutting the sidewalls;

forming the protective layer over the sacrificial planarizing layer and the upper portions of the fin structure;

removing horizontal portions of the protective layer;

removing the sacrificial planarizing layer so as to expose the lower portion of the fin structure; and

performing the undercut etch on the lower portion of the fin structure having been exposed.

3. The method of claim 2 , wherein the sacrificial planarizing layer is made of organic oxide and is formed over the device by spin coating followed by recessing.

4. The method of claim 1 , wherein the protective layer comprises titanium nitride.

5. A method for fabricating a nanowire comprising:

depositing a protective layer on a fin structure, wherein the protective layer is directly on and is the same on both sidewalls of the fin structure;

etching at least a portion of the protective layer proximate to an optical planarization layer of the structure;

removing the optical planarization layer from the structure; and

providing an undercut etch to remove at least a portion of one or more fins of the structure.

6. The method of claim 5 , wherein the etching of the at least the portion of the protective layer proximate to the optical planarization layer comprises reactive ion etching (RIE).

7. The method of claim 5 , further comprising:

removing the remainder of the protective layer subsequent to the undercut etch.

8. The method of claim 5 , further comprising:

removing one or more hard masks (HMs) associated with the one or more fins of the structure.

9. The method of claim 5 , further comprising:

applying a high-k deposit, a work function metal (WFM), and a tungsten deposit to the structure.

10. The method of claim 5 , further comprising:

applying a chemical mechanical planarization (CMP) process to the structure.

11. The method of claim 5 , wherein the protective layer comprises titanium nitride.

12. The method of claim 5 , wherein the optical planarization layer is made of organic oxide.

Assignments (5)
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 073658/0462 →
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 073658/0849 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 051489/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 11, 2014
From: CHEN, CHIA-YU; LIU, ZUOGUANG; YAMASHITA, TENKO
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 033076/0527 →