IP Library Granted Patent US 9,499,925
Granted Patent B2
US 9,499,925 · App. 14/304,554 · Granted Nov 22, 2016

Group III nitride crystal substrate, epilayer-containing group III nitride crystal substrate, semiconductor device and method of manufacturing the same

Inventors: Keiji Ishibashi (Itami, JP); Yusuke Yoshizumi (Itami, JP)
Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.
C30B23/025C30B29/403C30B33/00H01L29/2003
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,499,925
App. No.
14/304,554
Granted
Nov 22, 2016
Kind
B2
Abstract

A group III nitride crystal substrate is provided in which a uniform distortion at a surface layer of the crystal substrate represented by a value of |d 1 −d 2 |/d 2 obtained from a plane spacing d 1 at the X-ray penetration depth of 0.3 μm and a plane spacing d 2 at the X-ray penetration depth of 5 μm is equal to or lower than 1.9×10 −3 , and the main surface has a plane orientation inclined in the <10-10> direction at an angle equal to or greater than 10° and equal to or smaller than 80° with respect to one of (0001) and (000-1) planes of the crystal substrate. A group III nitride crystal substrate suitable for manufacturing a light emitting device with a blue shift of an emission suppressed, an epilayer-containing group III nitride crystal substrate, a semiconductor device and a method of manufacturing the same can thereby be provided.

Claims (34)

1. A group III nitride crystal substrate, wherein,

on a diffraction intensity profile of arbitrary specific parallel crystal lattice planes of said crystal substrate being obtained from X-ray diffraction measurement performed with variation of X-ray penetration depth from a main surface of said crystal substrate while X-ray diffraction conditions of said specific parallel crystal lattice planes are satisfied,

an irregular distortion at a surface layer of said crystal substrate represented by a value of |v 1 −v 2 | obtained from a half value width v 1 of a diffraction intensity peak at said X-ray penetration depth of 0.3 μm and a half value width v 2 of the diffraction intensity peak at said X-ray penetration depth of 5 μm is equal to or lower than 130 arcsec, and

said main surface has a plane orientation inclined in a <10-10> direction at an angle equal to or greater than 10° and equal to or smaller than 80° with respect to one of (0001) and (000-1) planes of said crystal substrate.

2. A group III nitride crystal substrate, wherein,

on a rocking curve being measured by varying an X-ray penetration depth from a main surface of said crystal substrate in connection with X-ray diffraction of arbitrary specific parallel crystal lattice planes of said crystal substrate,

a plane orientation deviation of said specific parallel crystal lattice planes of a surface layer of said crystal substrate represented by a value of |w 1 −w 2 | obtained from a half value width w 1 of a diffraction intensity peak at said X-ray penetration depth of 0.3 μm and a half value width w 2 of the diffraction intensity peak at said X-ray penetration depth of 5 μm is equal to or lower than 350 arcsec, and

said main surface has a plane orientation inclined in a <10-10> direction at an angle equal to or greater than 10° and equal to or smaller than 80° with respect to one of (0001) and (000-1) planes of said crystal substrate.

3. An epilayer-containing group III nitride crystal substrate comprising at least one semiconductor layer provided by epitaxial growth on a main surface of a group III nitride crystal substrate, wherein, in said group III nitride crystal substrate,

a plane spacing of arbitrary specific parallel crystal lattice planes of said group III nitride crystal substrate being obtained from X-ray diffraction measurement performed with variation of X-ray penetration depth from said main surface of said group III nitride crystal substrate while X-ray diffraction conditions of said specific parallel crystal lattice planes of said group III nitride crystal substrate are satisfied,

a uniform distortion at a surface layer of said group III nitride crystal substrate represented by a value of |d 1 −d 2 |/d 2 obtained from a plane spacing d 1 at said X-ray penetration depth of 0.3 μm and a plane spacing d 2 at said X-ray penetration depth of 5 μm is equal to or lower than 1.9×10 −3 , and

said main surface has a plane orientation inclined in a <10-10> direction at an angle equal to or greater than 10° and equal to or smaller than 80° with respect to one of (0001) and (000-1) planes of said group III nitride crystal substrate.

4. A semiconductor device comprising the epilayer-containing group III nitride crystal substrate, wherein, in said group III nitride crystal substrate, in claim 3 .

5. The semiconductor device according to claim 4 , wherein said semiconductor layer contained in said epilayer-containing group III nitride crystal substrate includes a light emitting layer emitting light having a peak wavelength equal to or more than 430 nm and equal to or less than 550 nm.

6. A method of manufacturing a semiconductor device, comprising the steps of:

preparing a group III nitride crystal substrate, wherein,

a plane spacing of arbitrary specific parallel crystal lattice planes of said crystal substrate being obtained from X-ray diffraction measurement performed with variation of X-ray penetration depth from a main surface of said crystal substrate while X-ray diffraction conditions of said specific parallel crystal lattice planes of said crystal substrate are satisfied,

a uniform distortion at a surface layer of said crystal substrate represented by a value of |d 1 −d 2 |/d 2 obtained from a plane spacing d 1 at said X-ray penetration depth of 0.3 μm and a plane spacing d 2 at said X-ray penetration depth of 5 μm is equal to or lower than 1.9×10 −3 , and

said main surface has a plane orientation inclined in a <10-10> direction at an angle equal to or greater than 10° and equal to or smaller than 80° with respect to one of (0001) and (000-1) planes of said crystal substrate; and

epitaxially growing at least one semiconductor layer on said main surface of said crystal substrate, thereby forming an epilayer-containing group III nitride crystal substrate.

7. The method of manufacturing a semiconductor device according to claim 6 , wherein in the step of forming said epilayer-containing group III nitride crystal substrate, said semiconductor layer configured to include a light emitting layer emitting light having a peak wavelength equal to or more than 430 nm and equal to or less than 550 nm.

8. The method of manufacturing a semiconductor device according to claim 6 , wherein said specific parallel crystal lattice planes are not parallel to said main surface, and is parallel to any of (10-10), (10-11), (10-13), (11-20), (11-22), (11-24), (10-1-1), (10-1-3), (11-2-2), and (11-2-4) planes.

9. A method of manufacturing a semiconductor device, comprising the steps of:

preparing a group III nitride crystal substrate, wherein,

on a diffraction intensity profile of arbitrary specific parallel crystal lattice planes of said crystal substrate being obtained from X-ray diffraction measurement performed with variation of X-ray penetration depth from a main surface of said crystal substrate while X-ray diffraction conditions of said specific parallel crystal lattice planes are satisfied,

an irregular distortion at a surface layer of said crystal substrate represented by a value of |v 1 −v 2 | obtained from a half value width v 1 of a diffraction intensity peak at said X-ray penetration depth of 0.3 μm and a half value width v 2 of the diffraction intensity peak at said X-ray penetration depth of 5 μm is equal to or lower than 130 arcsec, and

said main surface has a plane orientation inclined in a <10-10> direction at an angle equal to or greater than 10° and equal to or smaller than 80° with respect to one of (0001) and (000-1) planes of said crystal substrate; and

epitaxially growing at least one semiconductor layer on said main surface of said crystal substrate, thereby forming an epilayer-containing group III nitride crystal substrate.

10. A method of manufacturing a semiconductor device, comprising the steps of:

preparing a group III nitride crystal substrate, wherein,

on a rocking curve being measured by varying an X-ray penetration depth from a main surface of said crystal substrate in connection with X-ray diffraction of arbitrary specific parallel crystal lattice planes of said crystal substrate,

a plane orientation deviation of said specific parallel crystal lattice planes of a surface layer of said crystal substrate represented by a value of |w 1 −w 2 | obtained from a half value width w 1 of a diffraction intensity peak at said X-ray penetration depth of 0.3 μm and a half value width w 2 of the diffraction intensity peak at said X-ray penetration depth of 5 μm is equal to or lower than 350 arcsec, and

said main surface has a plane orientation inclined in a <10-10> direction at an angle equal to or greater than 10° and equal to or smaller than 80° with respect to one of (0001) and (000-1) planes of said crystal substrate; and

forming an epilayer-containing group III nitride crystal substrate by epitaxially growing at least one semiconductor layer on said main surface of said crystal substrate.

Assignments (1)
NUNC PRO TUNC ASSIGNMENT Recorded Dec 7, 2023
From: SUMITOMO ELECTRIC INDUSTRIES, LTD.
To: MITSUBISHI CHEMICAL CORPORATION
Reel/Frame 065817/0967 →
Priority Claims (4)
JP 2005-183111 · Jun 23, 2005 · national
JP 2009-206109 · Sep 7, 2009 · national
JP 2009-287970 · Dec 18, 2009 · national
JP PCT/JP2010/051158 · Jan 28, 2010 · national
Continuity (4)
Division 12837872 · Jul 16, 2010
Continuation In Part 12216236 · Jul 1, 2008
Division 11473122 · Jun 23, 2006
Related Publication 20140291811A1 · Oct 2, 2014