IP Library Granted Patent US 9,281,238
Granted Patent B2
US 9,281,238 · App. 14/328,717 · Granted Mar 8, 2016

Method for fabricating interlayer dielectric layer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,281,238
App. No.
14/328,717
Granted
Mar 8, 2016
Kind
B2
Abstract

A method for fabricating interlayer dielectric (ILD) layer is disclosed. The method includes the steps of first forming a first tensile dielectric layer on a substrate, and then forming a second tensile dielectric layer on the first tensile dielectric layer.

Claims (11)

1. A method for fabricating interlayer dielectric (ILD) layer, comprising:

forming a first tensile dielectric layer on a substrate;

forming a metal gate in the first tensile dielectric layer;

forming a second tensile dielectric layer on the first tensile dielectric layer, wherein a carbon content of the second tensile dielectric layer is greater than the carbon content of the first tensile dielectric layer; and

forming a contact plug in the first tensile dielectric layer and the second tensile dielectric layer, wherein the top surface of the contact plug is even with the top surface of the second tensile dielectric layer.

2. The method of claim 1 , further comprising performing a curing process on the first tensile dielectric layer.

3. The method of claim 1 , further comprising performing a curing process on the second tensile dielectric layer.

4. The method of claim 1 , further comprising performing a helium treatment process on the first tensile dielectric layer.

5. The method of claim 1 , further comprising performing a helium treatment process on the second tensile dielectric layer.

6. The method of claim 1 , further comprising performing a planarizing process to partially remove the first tensile dielectric layer before forming the second tensile dielectric layer.

7. The method of claim 6 , wherein the planarizing process comprises a chemical mechanical polishing process.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2014
From: LIN, YU-CHENG; SHIH, HUI-SHEN
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 033291/0734 →