IP Library Granted Patent US 9,052,843
Granted Patent B2
US 9,052,843 · App. 14/457,720 · Granted Jun 9, 2015

Card and host device

Inventor: Akihisa Fujimoto (Fussa, JP)
Assignee: KABUSHIKI KAISHA TOSHIBA
G06F3/0679G11C5/143H04L1/0061H04L2001/0094G06F3/0604G06F2003/0697
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,052,843
App. No.
14/457,720
Granted
Jun 9, 2015
Kind
B2
Abstract

A host device is configured to read and write information from and into a card and to supply a supply voltage that belongs to a first voltage range or a second voltage range which is lower than the first voltage range, and issues a voltage identification command to the card. The voltage identification command includes a voltage range identification section, an error detection section, and a check pattern section. The voltage range identification section includes information indicating which one of the first voltage range and the second voltage range the supply voltage belongs. The error detection section has a pattern configured to enable the card which has received the voltage identification command to detect errors in the voltage identification command. The check pattern section has a preset pattern.

Claims (20)

1. A memory device configured to communicate with a host device through receiving a command from the host device and returning a response of the command to the host device, the memory device is configured to:

support a first command which includes an argument which indicates a range of voltage supplied by the host device;

return a response of the first command when a range of voltage supported by the memory device matches the range of voltage indicated in the argument;

when the first command is not received,

support a second command with a first definition, and

support a response of the second command with the first definition;

when the first command is received,

support the second command with a second definition, which has an additional field to the first definition of the second command, and

support a response of the second command with the second definition, which has an additional field to the first definition of the response of the second command; and

upon reception of the second command,

perform memory device initialization according to either the first definition or the second definition and

return a result of initialization in the response of the second command with the first definition in response to the second command with the first definition or return a result of initialization in the response of the second command with the second definition in response to the second command with the second definition.

2. The device of claim 1 , wherein:

the second definition in the response of the second command corresponds to the second definition in the second command.

3. The device of claim 1 , wherein:

the second command with the second definition includes a capacity support section; and

the response to the second command with the second definition includes a capacity identification section.

4. The device of claim 3 , wherein:

the capacity support section in the second command with the second definition indicates whether the host device supports a small capacity or supports both a small capacity and a large capacity; and

the capacity identification section in the response to the second command with the second definition indicates which one of a small capacity memory device and a large capacity memory device the memory device has been initialized as.

Assignments (4)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043328/0388 →
Priority Claims (1)
JP PCT/JP04/17627 · Nov 26, 2004 · national
Continuity (11)
Continuation 14079130 · Nov 13, 2013
Continuation 13772016 · Feb 20, 2013
Continuation 13614749 · Sep 13, 2012
Continuation 13422916 · Mar 16, 2012
Continuation 13010346 · Jan 20, 2011
Continuation 12861114 · Aug 23, 2010
Continuation 12468886 · May 20, 2009
Continuation 12043005 · Mar 5, 2008
Continuation 11553002 · Oct 26, 2006
Continuation PCTJP2005021689 · Nov 25, 2005
Related Publication 20140351514A1 · Nov 27, 2014