IP Library Granted Patent US 9,086,712
Granted Patent B2
US 9,086,712 · App. 14/483,899 · Granted Jul 21, 2015

Device and method for compensating for voltage drops

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,086,712
App. No.
14/483,899
Granted
Jul 21, 2015
Kind
B2
Abstract

A device that includes at least one current consuming component. The device is characterized by including a compensation circuit adapted to compare between a voltage level at a sensing point within an integrated circuit and between a reference voltage derived from a voltage peak level at the sensing point; and to selectively increase the voltage at the sensing point in response to the comparison. A method for compensating for voltage drops in an integrated circuit, the method includes providing at least a first supply voltage to an integrated circuit; the method is characterized by including: comparing between a voltage level at a sensing point within an integrated circuit to a reference voltage derived from a voltage peak level at the sensing point; and selectively increasing the voltage at the sensing point in response to the comparison.

Claims (48)

1. A method comprising:

providing at least a first supply voltage to an integrated circuit (IC);

determining a first peak voltage level at a first sensing point of the IC over a period of time;

determining a first voltage level at the first sensing point of the IC at a first time;

comparing information based on the first voltage level to information based on the first peak voltage level to determine a first voltage drop has occurred at the first sensing point; and

selectively increasing the voltage at the first sensing point to compensate for the first voltage drop in response to the comparison.

2. The method of claim 1 further comprising:

determining a second peak voltage level at a second sensing point of the IC over the period of time;

determining a second voltage level at the second sensing point of the IC at a second time;

comparing information based on the second voltage level to information based on the second peak voltage level to determine that a voltage drop has not occurred at the second sensing point; and

maintaining the voltage at the second sensing point, in response to the voltage drop not occurring at the second sensing point.

3. The method of claim 1 further comprising:

determining a second peak voltage level at a second sensing point of the IC over the period of time;

determining a second voltage level at the second sensing point of the IC at a second time;

comparing information based on the second voltage level to information based on the second peak voltage level to determine that a second voltage drop has occurred at the second sensing point; and

selectively increasing the voltage at the second sensing point to compensate for the second voltage drop in response to the comparison, wherein the increase of the voltage at the second sensing point is greater than the increase of the voltage at the first sensing point in response to the second voltage drop being greater than the first voltage drop.

4. The method of claim 3 , wherein the second voltage drop is greater than the first voltage drop in response to a first component near the second sensing point consuming more current than a second component near the first sensing point.

5. The method of claim 3 wherein the first sensing point is at a memory of the IC.

6. The method of claim 5 , wherein the second sensing point is at a processor core of the IC.

7. The method of claim 1 further comprising:

consuming, by a component near the first sensing point, a larger amount of current after the first time than before the first time;

determining a second voltage level at the first sensing point of the IC at a second time based on the larger of amount current consumed;

comparing information based on the second voltage level to information based on the second peak voltage level to determine that a second voltage drop has occurred at the first sensing point at the second time; and

selectively increasing the voltage at the second sensing point to compensate for the second voltage drop in response to the comparison, wherein the increase of the voltage at the second time is greater than the increase of the voltage at the first time in response to the second voltage drop being greater than the first voltage drop.

8. An integrated circuit (IC) comprising:

a first current consuming component; and

a compensation circuit to determine a first peak voltage level at a first sensing point of the IC over a period of time, to determine a first voltage level at the first sensing point of the IC at a first time, to compare information based on the first voltage level to information based on the first peak voltage level to determine a first voltage drop has occurred at the first sensing point, and to selectively increase the voltage at the first sensing point to compensate for the first voltage drop in response to the comparison.

9. The IC of claim 8 , the compensation circuit further to determine a second peak voltage level at a second sensing point of the IC over the period of time, to determine a second voltage level at the second sensing point of the IC at a second time, to compare information based on the second voltage level to information based on the second peak voltage level to determine that a voltage drop has not occurred at the second sensing point, and to maintain the voltage at the second sensing point, in response to the voltage drop not occurring at the second sensing point.

10. The IC of claim 8 , the compensation circuit further to determine a second peak voltage level at a second sensing point of the IC over the period of time, to determine a second voltage level at the second sensing point of the IC at a second time, to compare information based on the second voltage level to information based on the second peak voltage level to determine that a second voltage drop has occurred at the second sensing point, and to selectively increase the voltage at the second sensing point to compensate for the second voltage drop in response to the comparison, wherein the increase of the voltage at the second sensing point is greater than the increase of the voltage at the first sensing point in response to the second voltage drop being greater than the first voltage drop.

11. The IC of claim 10 , wherein the second voltage drop is greater than the first voltage drop in response to a second current consuming component near the second sensing point consuming more current than the first current consuming component near the first sensing point.

12. The IC of claim 10 , wherein at least one of the first current consuming component and the second current consuming component is selected from a group comprising: a core, a memory, and a peripheral unit.

13. The IC of claim 8 , further comprising:

a component near the first sensing point, the component to consume a larger amount of current after the first time than before the first time;

the compensation circuit to determine a second voltage level at the first sensing point of the IC at a second time based on the larger of amount current consumed by the component, to compare information based on the second voltage level to information based on the second peak voltage level to determine that a second voltage drop has occurred at the first sensing point at the second time, and to selectively increase the voltage at the second sensing point to compensate for the second voltage drop in response to the comparison, wherein the increase of the voltage at the second time is greater than the increase of the voltage at the first time in response to the second voltage drop being greater than the first voltage drop.

14. An integrated circuit (IC) comprising:

a first current consuming component;

a first sensing point of the IC located near the first current consuming component; and

a compensation circuit to determine a first peak voltage level at the first sensing point of the IC over a period of time, to determine a first voltage level at the first sensing point of the IC at a first time, to compare information based on the first voltage level to information based on the first peak voltage level to determine a first voltage drop has occurred at the first sensing point, and to selectively increase the voltage at the first sensing point to compensate for the first voltage drop in response to the comparison.

15. The IC of claim 14 , further comprising:

a second current consuming component; and

a second sensing point of the IC located near the second current consuming component;

the compensation circuit further to determine a second peak voltage level at the second sensing point of the IC over the period of time, to determine a second voltage level at the second sensing point of the IC at a second time, to compare information based on the second voltage level to information based on the second peak voltage level to determine that a voltage drop has not occurred at the second sensing point, and to maintain the voltage at the second sensing point, in response to the voltage drop not occurring at the second sensing point.

16. The IC of claim 14 , the compensation circuit further to determine a second peak voltage level at a second sensing point of the IC over a period of time, to determine a second voltage level at the second sensing point of the IC at a second time, to compare information based on the second voltage level to information based on the second peak voltage level to determine that a second voltage drop has occurred at the second sensing point, and to selectively increase the voltage at the second sensing point to compensate for the second voltage drop in response to the comparison, wherein the increase of the voltage at the second sensing point is greater than the increase of the voltage at the first sensing point in response to the second voltage drop being greater than the first voltage drop.

17. The IC of claim 16 , wherein the second voltage drop is greater than the first voltage drop in response to a first component near the first sensing point consuming less current than a second component near the second sensing point.

18. The IC of claim 17 , wherein the first current consuming component is a memory of the IC, and the second current consuming component is a processor core of the IC.

19. The IC of claim 14 , the first current consuming component to consume a larger amount of current after the first time than before the first time;

the compensation circuit to determine a second voltage level at the first sensing point of the IC at a second time based on the larger of amount current consumed by the first current consuming component, to compare information based on the second voltage level to information based on the second peak voltage level to determine that a second voltage drop has occurred at the first sensing point at the second time, and to selectively increase the voltage at the second sensing point to compensate for the second voltage drop in response to the comparison, wherein the increase of the voltage at the second time is greater than the increase of the voltage at the first time in response to the second voltage drop being greater than the first voltage drop.

20. The IC of claim 14 , wherein at least one of the first current consuming component and the second current consuming component is selected from a group comprising: a core, a memory, and a peripheral unit.

Assignments (23)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 7, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037458/0460 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 7, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037458/0502 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0921 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Nov 4, 2014
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 034160/0370 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Nov 4, 2014
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 034160/0351 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Nov 4, 2014
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 034153/0027 →