IP Library Granted Patent US 9,209,144
Granted Patent B1
US 9,209,144 · App. 14/499,264 · Granted Dec 8, 2015

Substrate with electrically isolated bond pads

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,209,144
App. No.
14/499,264
Granted
Dec 8, 2015
Kind
B1
Abstract

A substrate for use in semiconductor device assembly has an electrically insulating body with a die mounting surface and an opposite grid array surface. An array of external electrical connection pads is located in the grid array surface. Substrate bond padsare located in the die mounting surface. Interconnects in the insulating body selectively interconnect the substrate bond padsto the external electrical connection pads. Tertiary bond pads are located in the die mounting surface and are electrically isolated from the external electrical connection pads.

Claims (25)

1. A semiconductor device, comprising:

an electrically insulating substrate with a die mounting surface and an opposite grid array surface;

an array of external electrical connection pads located in the grid array surface;

substrate bond pads located in the die mounting surface;

interconnects in the insulating body selectively connecting the substrate bond pads to the external electrical connection pads;

tertiary bond pads located in the die mounting surface, wherein the tertiary bond pads are electrically isolated from the external electrical connection pads;

a semiconductor die mounted on the die mounting surface of the substrate;

first bond wires selectively connecting electrodes of the semiconductor die to the tertiary bond pads;

second bond wires that selectively connect the substrate bond pads to the tertiary bond pads, wherein first selected ones of the second bond wires selectively connect one of the tertiary bond pads to at least two of the substrate bond pads.

2. The semiconductor device of claim 1 , wherein second selected ones of the second bond wires selectively connect the substrate bond pads directly to the semiconductor die electrodes.

3. The semiconductor device of claim 1 , further comprising third bond wires that selectively connect two or more tertiary bond pads together.

4. The semiconductor device of claim 1 , wherein the semiconductor die is mounted on a pad free central area of the die mounting surface that provides a die mounting region.

5. The semiconductor device of claim 4 , wherein the substrate bond pads form an outer set of pads that surround and are distal from the semiconductor die.

6. The semiconductor device of claim 5 , wherein the tertiary bond pads form an inner set of pads that surround and are proximal to the semiconductor die.

7. The semiconductor device of claim 6 , wherein the number of tertiary bond pads is equal to the number of substrate bond pads.

8. A semiconductor device, comprising:

an electrically insulating substrate with a die mounting surface and an opposite grid array surface;

an array of external electrical connection pads located in the grid array surface;

substrate bond pads located in the die mounting surface;

interconnects in the insulating body selectively connecting the substrate bond pads to the external electrical connection pads;

tertiary bond pads located in the die mounting surface, wherein the tertiary bond pads are electrically isolated from the external electrical connection pads;

a semiconductor die mounted on the die mounting surface of the substrate;

first bond wires selectively connecting electrodes of the semiconductor die to the tertiary bond pads;

second bond wires that selectively connect the substrate bond pads to the tertiary bond pads; and

third bond wires that selectively connect two or more tertiary bond pads together.

Assignments (15)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040632 FRAME: 0001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Sep 21, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 044209/0047 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 040632/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 7, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037458/0460 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 7, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037458/0502 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0921 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Nov 4, 2014
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 034153/0027 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Nov 4, 2014
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 034160/0370 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Nov 4, 2014
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 034160/0351 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 29, 2014
From: NGION, LEE FEE; POH, ZI SONG
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 033835/0049 →