IP Library Granted Patent US 9,362,229
Granted Patent B2
US 9,362,229 · App. 14/515,925 · Granted Jun 7, 2016

Semiconductor devices with enhanced electromigration performance

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,362,229
App. No.
14/515,925
Granted
Jun 7, 2016
Kind
B2
Abstract

Semiconductor devices with enhanced electromigration performance and methods of manufacture are disclosed. The method includes forming at least one metal line in electrical contact with a device. The method further includes forming at least one staple structure in electrical contact with the at least one metal line. The at least one staple structure is formed such that electrical current passing through the at least one metal line also passes through the at least staple structure to reduce electromigration issues.

Claims (27)

1. A structure comprising:

a last metal line in electrical contact with an underlying device; and

at least one staple structure in direct electrical contact with the last metal line, the at least one staple structure reducing electromigration issues in the last metal line, wherein

the at least one staple structure is formed in a dielectric material, a plurality of vias and a trench spanning between the plurality of vias, and

the plurality of vias and the trench are lined with a conductive liner and the plurality of vias and the trench are filled with a conductive material to form a conductive bar in direct electrical contact with the conductive liner in the vias.

2. The structure of claim 1 , wherein the at least one staple structure is structured such that electrical current passing through the last metal line and also passes through the at least staple structure to reduce electromigration issues.

3. The structure of claim 1 , wherein the plurality of vias is two vias in direct electrical contact with the last metal line and which are spaced apart less than a Blech length.

4. The structure of claim 1 , wherein the at least one staple structure comprises:

a plurality of staggered staple structures in the dielectric material, in direct electrical contact with the at last metal line.

5. The structure of claim 1 , wherein the last metal line is in electrical contact with a bipolar transistor and the at least one staple structure provides a blocking zone.

6. A structure comprising:

a last metal line in electrical contact with an underlying device; and

at least one staple structure in direct electrical contact with the last metal line, the at least one staple structure reducing electromigration issues in the last metal line, wherein

the at least one staple structure is formed in a dielectric material, a plurality of vias and a trench spanning between the plurality of vias, and

the plurality of vias and the trench are lined with tantalum, nitride or ruthenium, and then filled with copper material to form the at least one staple structure.

7. The structure of claim 6 , further comprising a cap layer of SiN over the trench.

8. A structure comprising:

a last metal line in electrical contact with an underlying device; and

at least one staple structure in direct electrical contact with the last metal line, the at least one staple structure reducing electromigration issues in the last metal line, wherein the at least one staple structure comprises:

a plurality of vias in the dielectric material, a plurality of trenches in the dielectric material, each of which are in contact with at least two of the plurality of vias;

the plurality of vias and trenches are lined with a conductive liner;

the plurality of vias and trenches are filled with a conductive material over the conductive liner; and

the trenches are capped with a capping material.

9. The structure of claim 8 , wherein:

the conductive liner is tantalum, nitride or ruthenium;

the conductive material is copper; and

the capping material is SiN.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2017
From: GLOBALFOUNDRIES INC.
To: AURIGA INNOVATIONS, INC.
Reel/Frame 041804/0940 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: GLOBALFOUNDRIES U.S. 2 LLC; GLOBALFOUNDRIES U.S. INC.
To: GLOBALFOUNDRIES INC.
Reel/Frame 036779/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2015
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: GLOBALFOUNDRIES U.S. 2 LLC
Reel/Frame 036550/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 16, 2014
From: GAMBINO, JEFFREY P.; HARAME, DAVID L.; LI, BAOZHEN; SULLIVAN, TIMOTHY D.; ZETTERLUND, BJORN K. A.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 033965/0327 →