IP Library Granted Patent US 9,627,384
Granted Patent B2
US 9,627,384 · App. 14/535,387 · Granted Apr 18, 2017

Transistors with high concentration of boron doped germanium

Inventors: Anand S. Murthy (Portland, OR); Glenn A. Glass (Portland, OR); Tahir Ghani (Portland, OR); Ravi Pillarisetty (Portland, OR); Niloy Mukherjee (Portland, OR); Jack T. Kavalieros (Portland, OR); Roza Kotlyar (Portland, OR); Willy Rachmady (Beaverton, OR); Mark Y. Liu (West Linn, OR)
Assignee: Intel Corporation
H01L27/0924H01L21/02532H01L21/28512H01L21/28525H01L27/092H01L29/0847H01L29/165H01L29/167H01L29/36H01L29/45H01L29/456H01L29/4966H01L29/6659H01L29/66477H01L29/66545H01L29/66628H01L29/66636H01L29/66681H01L29/78H01L29/785H01L29/7816H01L29/7833H01L29/7848H01L29/7851
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,627,384
App. No.
14/535,387
Granted
Apr 18, 2017
Kind
B2
Abstract

Techniques are disclosed for forming transistor devices having source and drain regions with high concentrations of boron doped germanium. In some embodiments, an in situ boron doped germanium, or alternatively, boron doped silicon germanium capped with a heavily boron doped germanium layer, are provided using selective epitaxial deposition in the source and drain regions and their corresponding tip regions. In some such cases, germanium concentration can be, for example, in excess of 50 atomic % and up to 100 atomic %, and the boron concentration can be, for instance, in excess of 1E20 cm −3 . A buffer providing graded germanium and/or boron concentrations can be used to better interface disparate layers. The concentration of boron doped in the germanium at the epi-metal interface effectively lowers parasitic resistance without degrading tip abruptness. The techniques can be embodied, for instance, in planar or non-planar transistor devices.

Claims (67)

1. A transistor device comprising:

a substrate having a channel region;

a gate electrode above the channel region, wherein a gate dielectric layer is provided between the gate electrode and the channel region and spacers are provided on sides of the gate electrode; and

source and drain regions disposed in respective cavities defined in the substrate and adjacent to the channel region, each of the source and drain regions including a tip region that extends under at least one of a corresponding one of the spacers and the gate dielectric layer, wherein the source and drain regions and corresponding tip regions comprise a boron-doped germanium layer having

a germanium concentration in excess of 50 atomic %, and

a boron concentration in excess of 1E20 cm −3 .

2. The device of claim 1 further comprising a buffer between the substrate and the boron-doped germanium layer, wherein the buffer comprises a boron-doped silicon germanium layer having:

a germanium concentration that is graded from a base level concentration compatible with the substrate to a high concentration in excess of 95 atomic %; and

a boron concentration that is graded from a base level concentration compatible with the substrate to a high concentration in excess of 1E20 cm −3 .

3. The device of claim 2 , wherein the high concentration reflects pure germanium.

4. The device of claim 1 , wherein the boron-doped germanium layer has a bi-layer construction comprising:

a boron-doped silicon germanium portion; and

a boron-doped germanium cap thereon.

5. The device of claim 4 , wherein:

the boron-doped silicon germanium portion has a germanium concentration that is graded from a base level concentration compatible with the substrate to a high concentration in excess of 50 atomic %; and

the boron-doped germanium cap has a germanium concentration in excess of 95 atomic %.

6. The device of claim 4 , wherein the boron-doped silicon germanium portion has a boron concentration that is graded from a base level concentration compatible with the substrate to a high concentration in excess of 1E20 cm −3 .

7. The device of claim 4 , wherein:

the boron-doped silicon germanium portion has a fixed germanium concentration; and

the device further comprises a buffer between the boron-doped silicon germanium portion and the boron-doped germanium cap, the buffer having

a germanium concentration that is graded from a base level concentration compatible with the boron-doped silicon germanium portion to a high concentration in excess of 50 atomic %, and

a boron concentration that is graded from a base level concentration compatible with the boron-doped silicon germanium portion to a high concentration in excess of 1E20 cm −3 .

8. The device of claim 1 , wherein the device is one of a planar or FinFET PMOS transistor.

9. A transistor device comprising:

a substrate having a channel region;

a gate electrode above the channel region, wherein a gate dielectric layer is provided between the gate electrode and the channel region and spacers are provided on sides of the gate electrode;

source and drain regions disposed in respective cavities defined in the substrate and adjacent to the channel region, each of the source and drain regions including a tip region that extends under at least one of a corresponding one of the spacers and the gate dielectric layer, wherein the source and drain regions and corresponding tip regions comprise a boron-doped germanium layer having

a germanium concentration in excess of 50 atomic %, and

a boron concentration in excess of 2E20 cm −3 ; and

metal-germanide source and drain contacts.

10. The device of claim 9 further comprising a buffer between the substrate and the boron-doped germanium layer, the buffer having:

a germanium concentration that is graded from a base level concentration compatible with the substrate to a high concentration in excess of 95 atomic %; and

a boron concentration that is graded from a base level concentration compatible with the substrate to a high concentration in excess of 2E20 cm −3 .

11. The device of claim 9 , wherein the boron-doped germanium layer has a bi-layer construction comprising:

a boron-doped silicon germanium portion; and

a boron-doped germanium cap thereon.

12. The device of claim 11 , wherein:

the boron-doped silicon germanium portion has a germanium concentration that is graded from a base level concentration compatible with the substrate to a high concentration in excess of 50 atomic %; and

the boron-doped germanium cap has a germanium concentration in excess of 95 atomic %.

13. The device of claim 12 , wherein the boron-doped silicon germanium portion has a boron concentration that is graded from a base level concentration compatible with the substrate to a high concentration in excess of 2E20 cm −3 .

14. The device of claim 11 , wherein:

the boron-doped silicon germanium portion has a fixed germanium concentration; and

the device further comprises a thin buffer between the boron-doped silicon germanium portion and the boron-doped germanium cap, the buffer having

a germanium concentration that is graded from a base level concentration compatible with the boron-doped silicon germanium portion to a high concentration in excess of 50 atomic %,

a boron concentration that is graded from a base level concentration compatible with the boron-doped silicon germanium portion to a high concentration in excess of 2E20 cm −3 , and

a thickness of less than 100 Å.

15. A method of forming a transistor device, the method comprising:

providing a substrate having a channel region;

providing a gate electrode above the channel region, wherein a gate dielectric layer is provided between the gate electrode and the channel region and spacers are provided on sides of the gate electrode; and

depositing source and drain regions in respective cavities defined in the substrate and adjacent to the channel region, each of the source and drain regions including a tip region that extends under at least one of a corresponding one of the spacers and the gate dielectric layer, wherein the source and drain regions and corresponding tip regions comprise a boron-doped germanium layer having

a germanium concentration in excess of 50 atomic %, and

a boron concentration in excess of 1E20 cm −3 .

16. The method of claim 15 further comprising:

providing a buffer between the substrate and the boron-doped germanium layer, the buffer having

a germanium concentration that is graded from a base level concentration compatible with the substrate to a high concentration in excess of 95 atomic %, and

a boron concentration that is graded from a base level concentration compatible with the substrate to a high concentration in excess of 1E20 cm −3 .

17. The method of claim 15 , wherein the boron-doped germanium layer has a bi-layer construction comprising:

a boron-doped silicon germanium portion; and

a boron-doped germanium cap thereon.

18. The method of claim 17 , wherein:

the boron-doped silicon germanium portion has a germanium concentration that is graded from a base level concentration compatible with the substrate to a high concentration in excess of 50 atomic %; and

the boron-doped germanium cap has a germanium concentration in excess of 95 atomic %.

19. The method of claim 17 , wherein the boron-doped silicon germanium portion has a fixed germanium concentration, the method further comprising:

providing a buffer between the boron-doped silicon germanium portion and the boron-doped germanium cap, the buffer having

a germanium concentration that is graded from a base level concentration compatible with the boron-doped silicon germanium portion to a high concentration in excess of 50 atomic %, and

a boron concentration that is graded from a base level concentration compatible with the boron-doped silicon germanium portion to a high concentration in excess of 1E20 cm −3 .

20. The method of claim 19 , wherein the boron-doped silicon germanium portion has a boron concentration that is graded from a base level concentration compatible with the substrate to a high concentration in excess of 1E20 cm −3 .

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 12, 2025
From: DAEDALUS PRIME LLC
To: MEDIATEK INC.
Reel/Frame 073948/0951 →
CORRECTIVE ASSIGNMENT TO CORRECT THE US PATENT 10,592,626 SHOULD HAVE BEEN IDENTIFIED AS 10,593,626. PREVIOUSLY RECORDED ON REEL 060392 FRAME 0603. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 18, 2023
From: INTEL CORPORATION
To: DAEDALUS PRIME LLC
Reel/Frame 063695/0134 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 13, 2023
From: INTEL CORPORATION
To: DAEDALUS PRIME LLC
Reel/Frame 062746/0654 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2022
From: INTEL CORPORATION
To: DAEDALUS PRIME LLC
Reel/Frame 060392/0603 →
Continuity (2)
Continuation 12975278 · Dec 21, 2010
Related Publication 20150060945A1 · Mar 5, 2015