IP Library › Granted Patent US 9,508,703
Granted Patent B2
US 9,508,703 · App. 14/543,760 · Granted Nov 29, 2016

Stacked dies with wire bonds and method

Inventors: Chen-Hua Yu (Hsin-Chu, TW); Ming-Fa Chen (Taichung, TW); Sung-Feng Yeh (Taipei, TW); Meng-Tse Chen (Changzhi Township, TW); Hui-Min Huang (Taoyuan, TW); Hsiu-Jen Lin (Zhubei, TW); Ming-Da Cheng (Jhubei, TW); Chung-Shi Liu (Hsin-Chu, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L25/50H01L23/3114H01L23/3157H01L23/481H01L23/538H01L24/09H01L24/73H01L24/92H01L24/94H01L24/97H01L25/0657H01L23/3121H01L2224/02372H01L2224/0345H01L2224/03452H01L2224/0401H01L2224/04042H01L2224/04105H01L2224/0557H01L2224/05567H01L2224/05572H01L2224/05573H01L2224/05583H01L2224/05624H01L2224/05644H01L2224/05647H01L2224/05655H01L2224/05666H01L2224/05671H01L2224/05684H01L2224/06181H01L2224/08111H01L2224/08146H01L2224/08235H01L2224/1132H01L2224/1145H01L2224/11334H01L2224/11462H01L2224/11849H01L2224/13022H01L2224/13111H01L2224/13139H01L2224/13147H01L2224/1403H01L2224/14051H01L2224/14181H01L2224/16145H01L2224/16227H01L2224/1703H01L2224/17051H01L2224/17181H01L2224/273H01L2224/2919H01L2224/32145H01L2224/45144H01L2224/48091H01L2224/48145H01L2224/49109H01L2224/73207H01L2224/73253H01L2224/73257H01L2224/73265H01L2224/81815H01L2224/81895H01L2224/83191H01L2224/83192H01L2224/9222H01L2224/92163H01L2224/92225H01L2224/92247H01L2224/94H01L2224/97H01L2225/0651H01L2225/06506H01L2225/06513H01L2225/06517H01L2225/06524H01L2225/06541H01L2225/06568H01L2924/10252H01L2924/10253H01L2924/10271H01L2924/141H01L2924/1431H01L2924/1434H01L2924/1461H01L2924/15311H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,508,703
App. No.
14/543,760
Granted
Nov 29, 2016
Kind
B2
Abstract

Semiconductor dies are bonded to each other and electrically connected to each other. An encapsulant is utilized to protect the semiconductor dies and external connections are formed to connect the semiconductor dies within the encapsulant. In an embodiment the external connections may comprise conductive pillars, conductive reflowable material, or combinations of such.

Claims (48)

1. A semiconductor device comprising:

a first die;

a second die attached to the first die;

a third die attached to the second die and located on an opposite side of the second die than the first die;

wire bonds electrically connecting the third die to the first die;

an encapsulant encapsulating the second die and the third die and in physical contact with a first surface of the first die; and

first external connections extending into the encapsulant and in electrical connection with the third die, wherein the first external connections comprise solder extending into the encapsulant.

2. The semiconductor device of claim 1 , wherein the first external connections further comprise:

a copper pillar; and

a conductive cap on the copper pillar, wherein the solder is on the conductive cap.

3. The semiconductor device of claim 1 , wherein the second die is electrically connected to the wire bonds with through substrate vias that extend through the third die.

4. The semiconductor device of claim 1 , wherein the second die is electrically connected to the first die with second wire bonds.

5. The semiconductor device of claim 1 , wherein the first external connections further comprise a conductive bump, the conductive bump extending into the encapsulant and in physical connection with the third die.

6. The semiconductor device of claim 1 , wherein the first die and the second die are in a face-to-face configuration.

7. The semiconductor device of claim 1 , wherein the first die and the second die are in a face-to-back configuration.

8. The semiconductor device of claim 1 , wherein the first die and the third die are in a face-to-face configuration.

9. The semiconductor device of claim 1 , wherein the first die and the third die are in a face-to-back configuration.

10. A semiconductor device comprising:

a first die;

a second die attached to the first die;

a third die attached to the second die and located on an opposite side of the second die than the first die;

wire bonds electrically connecting the third die to the first die;

an encapsulant encapsulating the second die and the third die and in physical contact with a first surface of the first die; and

first external connections extending into the encapsulant and in electrical connection with the third die, wherein the first external connections comprise:

a copper pillar;

a conductive cap on the copper pillar; and

a conductive material on the conductive cap.

11. The semiconductor device of claim 10 , wherein the second die is electrically connected to the wire bonds with through substrate vias that extend through the third die.

12. The semiconductor device of claim 10 , wherein the second die is electrically connected to the first die with second wire bonds.

13. The semiconductor device of claim 10 , wherein the first external connections further comprise a conductive bump, the conductive bump extending into the encapsulant and in physical connection with the third die.

14. A semiconductor device comprising:

a first die;

a second die attached to the first die;

a third die attached to the second die and located on an opposite side of the second die than the first die;

wire bonds electrically connecting the third die to the first die, wherein the second die is electrically connected to the wire bonds with through substrate vias that extend through the third die;

an encapsulant encapsulating the second die and the third die and in physical contact with a first surface of the first die; and

first external connections extending into the encapsulant and in electrical connection with the third die.

15. The semiconductor device of claim 14 , wherein the first external connections comprise solder extending into the encapsulant.

16. The semiconductor device of claim 14 , wherein the first external connections further comprise:

a copper pillar;

a conductive cap on the copper pillar; and

a conductive material on the conductive cap.

17. The semiconductor device of claim 14 , wherein the first external connections further comprise:

a conductive pillar that is planar with an outer surface of the encapsulant; and

a conductive bump in physical connection with the conductive pillar.

18. The semiconductor device of claim 14 , wherein the second die is electrically connected to the first die with second wire bonds.

19. The semiconductor device of claim 14 , wherein the first external connections further comprise a conductive bump, the conductive bump extending into the encapsulant and in physical connection with the third die.

20. The semiconductor device of claim 14 , wherein the encapsulant has a first sidewall, the first die has a second sidewall, and the first sidewall is planar with the second sidewall.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 17, 2014
From: YU, CHEN-HUA; CHEN, MING-FA; YEH, SUNG-FENG; CHEN, MENG-TSE; HUANG, HUI-MIN; LIN, HSIU-JEN; CHENG, MING-DA; LIU, CHUNG-SHI
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY
Reel/Frame 034191/0384 →
Continuity (2)
Provisional Application 61986617 · Apr 30, 2014
Related Publication 20150318264A1 · Nov 5, 2015