IP Library Granted Patent US 9,419,097
Granted Patent B2
US 9,419,097 · App. 14/551,322 · Granted Aug 16, 2016

Replacement metal gate dielectric cap

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,419,097
App. No.
14/551,322
Granted
Aug 16, 2016
Kind
B2
Abstract

A method for manufacturing a field effect transistor includes chelating a molecular mask to a replacement metal gate in a field effect transistor. The method may further include forming a patterned dielectric layer on a bulk dielectric material and a gate dielectric barrier in one or more deposition steps. The method may include removing the molecular mask and exposing part of the gate dielectric barrier before depositing a dielectric cap that touches the gate dielectric barrier and the replacement metal gate.

Claims (16)

1. A semiconductor device, comprising:

a replacement metal gate stack for a field effect transistor, having:

a semiconductor substrate with a horizontal surface;

a bulk dielectric material on the horizontal surface;

a replacement metal gate with:

a gate metal having a metal top surface; and

a gate fill with a fill top surface;

a gate oxide on the horizontal surface and surrounding the gate metal;

at least one spacer on the horizontal surface and between the bulk dielectric material and the gate oxide;

a dielectric cap on the metal top surface and the fill top surface, and touching the at least one spacer; and

a seed layer between the at least one spacer and the dielectric cap.

2. The semiconductor device of claim 1 , wherein the seed layer includes aluminum.

3. The semiconductor device of claim 1 , further comprising a patterned dielectric layer directly on the bulk dielectric material.

4. The device of claim 3 , wherein the patterned dielectric layer is made from an oxide selected from a group consisting of silicon dioxide and hafnium oxide.

5. The semiconductor device of claim 1 , wherein a seed layer is between the bulk dielectric material and a patterned dielectric layer.

6. The semiconductor device of claim 5 , further comprising the patterned dielectric layer grown from the seed layer on the bulk dielectric material.

Assignments (5)
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 073658/0462 →
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 073658/0849 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 051489/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 24, 2014
From: FARMER, DAMON B.; GUILLORN, MICHAEL A.; PRANATHARTHIHARAN, BALASUBRAMANIAN; TULEVSKI, GEORGE S.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 034249/0134 →