IP Library Granted Patent US 9,437,436
Granted Patent B2
US 9,437,436 · App. 14/609,803 · Granted Sep 6, 2016

Replacement metal gate FinFET

Inventors: Hemanth Jagannathan (Guilderland, NY); Sanjay C. Mehta (Niskayuna, NY); Junli Wang (Singerlands, NY); Chun-Chen Yeh (Clifton Park, NY); Stefan Schmitz (Ballston Spa, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L21/28132H01L29/66545H01L29/66795H01L29/78H01L29/785
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,437,436
App. No.
14/609,803
Granted
Sep 6, 2016
Kind
B2
Abstract

A field effect transistor device includes a fin including a semiconductor material arranged on an insulator layer, the fin including a channel region, a hardmask layer arranged partially over the channel region of the fin, a gate stack arranged over the hardmask layer and over the channel region of the fin, a metallic alloy layer arranged on a first portion of the hardmask layer, the metallic alloy layer arranged adjacent to the gate stack, and a first spacer arranged adjacent to the gate stack and over the metallic alloy layer.

Claims (9)

1. A field effect transistor (FET) device, comprising:

a fin including a semiconductor material arranged on an insulator layer, the fin including a channel region;

a hardmask layer disposed on the top surface of the fin, over the channel region;

a gate stack formed on the hardmask layer, the gate stack comprising a gate dielectric material having a U-shape that is arranged along sidewalls and a bottom surface of the gate stack; and

sidewall spacers adjacent sidewalls of the gate stack, wherein bottom surfaces of the sidewall spacers are formed over the hardmask layer, and portions of the gate dielectric material are arranged between the sidewall spacers and the hardmask layer.

2. The FET device of claim 1 , wherein the gate stack comprises one or more of a dielectric layer, a work function metal layer, and a metallic gate material.

3. The FET device of claim 1 , wherein the hardmask layer includes an oxide material.

4. The FET device of claim 1 , wherein the sidewall spacers comprise one of an oxide material and a nitride material.

5. The FET device of claim 1 , wherein the hardmask layer comprises an oxide material.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 26, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 054528/0023 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2015
From: JAGANNATHAN, HEMANTH; MEHTA, SANJAY C.; WANG, JUNLI; YEH, CHUN-CHEN; SCHMITZ, STEFAN
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 034852/0413 →
Continuity (3)
Division 13672899 · Nov 9, 2012
Continuation 13659202 · Oct 24, 2012
Related Publication 20150137245A1 · May 21, 2015