IP Library Granted Patent US 9,287,389
Granted Patent B2
US 9,287,389 · App. 14/611,041 · Granted Mar 15, 2016

Method and system for doping control in gallium nitride based devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,287,389
App. No.
14/611,041
Granted
Mar 15, 2016
Kind
B2
Abstract

A method of growing a III-nitride-based epitaxial structure is disclosed. The method includes forming a GaN-based drift layer coupled to the GaN-based substrate, where forming the GaN-based drift layer comprises doping the drift layer with indium to cause the indium concentration of the drift layer to be less than about 1×10 16 cm −3 and to cause the carbon concentration of the drift layer to be less than about 1×10 16 cm −3 . The method also includes forming an n-type channel layer coupled to the GaN-based drift layer, forming an n-contact layer coupled to the GaN-based drift layer, and forming a second electrical contact electrically coupled to the n-contact layer.

Claims (32)

1. A vertical JFET formed by a method comprising:

providing a GaN-based substrate having a surface and a first electrical contact opposing the surface;

forming a GaN-based drift layer coupled to the GaN-based substrate and operable to conduct current in a direction substantially orthogonal to the surface, wherein forming the GaN-based drift layer comprises doping the drift layer with indium to cause the indium concentration of the drift layer to be less than about 1×10 16 cm −3 and to cause the carbon concentration of the drift layer to be less than about 1×10 16 cm −3 ; forming an n-type channel layer coupled to the GaN-based drift layer;

forming an n-contact layer coupled to the GaN-based drift layer and substantially parallel to the surface;

forming a second electrical contact electrically coupled to the n-contact layer;

forming a p-type gate region electrically coupled to the n-type channel layer; and

forming a third electrical contact electrically coupled to the p-type gate region.

2. The vertical JFET of claim 1 , wherein a concentration of indium in the n-type drift layer is between 1×10 15 cm −3 and 1×10 16 cm −3 .

3. The vertical JFET of claim 1 , wherein a thickness of the n-type drift layer is greater than 1 μm.

4. The vertical JFET of claim 1 , wherein the n-type channel layer comprises a GaN layer.

5. The vertical JFET of claim 1 , wherein the n-type drift layer comprises an n-type GaN layer.

6. The vertical JFET of claim 1 , wherein the GaN-based drift layer is formed by a metal organic chemical vapor deposition (MOCVD) process.

7. The vertical JFET of claim 6 , wherein during the MOCVD process, a metalorganic precursor is used.

8. The vertical JFET of claim 1 , wherein the GaN-based drift layer is formed in an environment containing at least one of tri-methyl indium (TMI), tri-ethyl indium (TEI), and ethyldimethylindium (EDMI).

9. The vertical JFET of claim 1 , wherein the GaN-based drift layer is formed in an environment containing hydrogen.

10. The vertical JFET of claim 1 , wherein the GaN-based drift layer is formed at a temperature greater than 1000° C.

11. A method of manufacturing a vertical JFET, the method comprising:

providing a GaN-based substrate having a surface and a first electrical contact opposing the surface;

forming a GaN-based drift layer coupled to the GaN-based substrate and operable to conduct current in a direction substantially orthogonal to the surface, wherein forming the GaN-based drift layer comprises doping the drift layer with indium to cause the indium concentration of the drift layer to be less than about 1×10 16 cm −3 and to cause the carbon concentration of the drift layer to be less than about 1×10 16 cm −3 ; forming an n-type channel layer coupled to the GaN-based drift layer;

forming an n-contact layer coupled to the GaN-based drift layer and substantially parallel to the surface;

forming a second electrical contact electrically coupled to the n-contact layer;

forming a p-type gate region electrically coupled to the n-type channel layer; and

forming a third electrical contact electrically coupled to the p-type gate region.

12. The method of claim 11 , wherein a concentration of indium in the n-type drift layer is between 1×10 15 cm −3 and 1×10 16 cm −3 .

13. The method of claim 11 , wherein a thickness of the n-type drift layer is greater than 1 μm.

14. The method of claim 11 , wherein the n-type channel layer comprises a GaN layer.

15. The method of claim 11 , wherein the n-type drift layer comprises an n-type GaN layer.

16. The method of claim 11 , wherein the GaN-based drift layer is formed by metal a metal organic chemical vapor deposition (MOCVD) process.

17. The method of claim 16 , wherein during the MOCVD process, a metalorganic precursor is used.

18. The method of claim 11 , wherein the GaN-based drift layer is formed in an environment containing at least one of tri-methyl indium (TMI), tri-ethyl indium (TEI), and ethyldimethylindium (EDMI).

19. The method of claim 11 , wherein the GaN-based drift layer is formed in an environment containing hydrogen.

20. The method of claim 11 , wherein the GaN-based drift layer is formed at a temperature greater than 1000° C.

Assignments (11)
NUNC PRO TUNC ASSIGNMENT Recorded Apr 24, 2024
From: NEXGEN POWER SYSTEMS, INC.
To: NEXGEN (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
Reel/Frame 067852/0662 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 66783 FRAME: 161. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Apr 24, 2024
From: NEXGEN (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 067217/0886 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 19, 2024
From: NEXGEN POWER SYSTEMS, INC.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 067172/0711 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2024
From: NEXGEN POWER SYSTEMS, INC.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 066783/0161 →
RELEASE OF SECURITY INTEREST Recorded Jul 26, 2021
From: SOUTH LAKE ONE LLC
To: NEXGEN POWER SYSTEMS, INC.
Reel/Frame 056973/0477 →
SECURITY INTEREST Recorded Oct 23, 2020
From: NEXGEN POWER SYSTEMS, INC.
To: SOUTH LAKE ONE LLC
Reel/Frame 054244/0822 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2018
From: AVOGY, INC.
To: AVOGY (ABC), LLC
Reel/Frame 047951/0967 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR FROM AVOGY, INC. TO AVOGY (ABC), LLC PREVIOUSLY RECORDED ON REEL 045229 FRAME 0547. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 13, 2018
From: AVOGY (ABC), LLC
To: NEXGEN POWER SYSTEMS, INC.
Reel/Frame 047827/0774 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 2, 2018
From: AVOGY, INC.
To: NEXGEN POWER SYSTEMS, INC.
Reel/Frame 045229/0547 →
CHANGE OF NAME Recorded Feb 9, 2015
From: EPOWERSOFT, INC.
To: AVOGY, INC.
Reel/Frame 034924/0722 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 9, 2015
From: KIZILYALLI, ISIK C.; NIE, HUI; EDWARDS, ANDREW P.; ROMANO, LINDA; BOUR, DAVID P.; BROWN, RICHARD J.; PRUNTY, THOMAS R.
To: EPOWERSOFT, INC.
Reel/Frame 034922/0174 →