IP Library Granted Patent US 9,527,723
Granted Patent B2
US 9,527,723 · App. 14/643,074 · Granted Dec 27, 2016

Semiconductor device and method of forming microelectromechanical systems (MEMS) package

Inventors: Yaojian Lin (Singapore, SG); Won Kyoung Choi (Singapore, SG); Kang Chen (Singapore, SG); Ivan Micallef (Veurey-Voroize, FR)
Assignee: STATS ChipPAC Pte. Ltd.
B81B7/007B81C1/0023B81C1/00301B81C1/00904H01L21/561H01L23/5389H01L23/552H01L24/19H01L24/96H01L24/97H01L25/105H01L25/50H01L21/568H01L2224/0401H01L2224/04042H01L2224/04105H01L2224/12105H01L2224/16227H01L2224/32145H01L2224/48091H01L2224/48227H01L2224/48235H01L2224/73265H01L2224/73267H01L2224/81005H01L2224/94H01L2224/97H01L2225/1035H01L2225/1058H01L2924/13091H01L2924/15H01L2924/15311H01L2924/16251H01L2924/181H01L2924/18162H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,527,723
App. No.
14/643,074
Granted
Dec 27, 2016
Kind
B2
Abstract

A semiconductor device has a first semiconductor die and a modular interconnect structure adjacent to the first semiconductor die. An encapsulant is deposited over the first semiconductor die and modular interconnect structure as a reconstituted panel. An interconnect structure is formed over the first semiconductor die and modular interconnect structure. An active area of the first semiconductor die remains devoid of the interconnect structure. A second semiconductor die is mounted over the first semiconductor die with an active surface of the second semiconductor die oriented toward an active surface of the first semiconductor die. The reconstituted panel is singulated before or after mounting the second semiconductor die. The first or second semiconductor die includes a microelectromechanical system (MEMS). The second semiconductor die includes an encapsulant and an interconnect structure formed over the second semiconductor die. Alternatively, the second semiconductor die is mounted to an interposer disposed over the interconnect structure.

Claims (21)

1. A semiconductor device, comprising:

a first semiconductor die;

a modular interconnect structure including a conductive via disposed laterally adjacent to the first semiconductor die;

an encapsulant deposited between the first semiconductor die and the modular interconnect structure;

a conductive layer formed over the first semiconductor die and modular interconnect structure; and

a second semiconductor die disposed over the conductive layer, wherein the second semiconductor die includes a microelectromechanical system.

2. The semiconductor device of claim 1 , further including an interconnect structure formed over the modular interconnect structure opposite the conductive layer.

3. The semiconductor device of claim 1 , wherein an active area of the first semiconductor die remains devoid of the conductive layer.

4. The semiconductor device of claim 1 , wherein the first semiconductor die includes a microelectromechanical system.

5. The semiconductor device of claim 1 , further including an interposer disposed between the first semiconductor die and the second semiconductor.

6. The semiconductor device of claim 1 , wherein the second semiconductor die is disposed with an active surface oriented toward the first semiconductor die.

7. A semiconductor device, comprising:

a first semiconductor die;

a modular interconnect structure disposed laterally adjacent to the first semiconductor die;

a first interconnect structure including a conductive layer and an insulating layer formed over the first semiconductor die and modular interconnect structure with an active region of the first semiconductor die devoid of the first interconnect structure; and

a second semiconductor die disposed over the first semiconductor die, wherein the second semiconductor die includes a microelectromechanical system.

8. The semiconductor device of claim 7 , wherein the second semiconductor die is mounted to the first interconnect structure by a bump.

9. The semiconductor device of claim 7 , wherein the second semiconductor die is covered by a rigid lid comprising a sacrificial base material selected from the group consisting of silicon, polymer, beryllium oxide, glass, copper, aluminum, ferrite, carbonyl iron, stainless steel, nickel, silver, low carbon steel, silicon-iron steel, and conductive resin.

10. The semiconductor device of claim 7 , further including an encapsulant deposited between the first semiconductor die and modular interconnect structure.

11. The semiconductor device of claim 7 , wherein the second semiconductor die is disposed with an active surface oriented toward the first semiconductor die.

12. The semiconductor device of claim 7 , further including an interposer disposed over the first semiconductor die, the second semiconductor die disposed over the interposer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 6, 2015
From: LIN, YAOJIAN; CHOI, WON KYOUNG; CHEN, KANG; MICALLEF, IVAN
To: STATS CHIPPAC, LTD.
Reel/Frame 036002/0724 →
Continuity (2)
Provisional Application 61952620 · Mar 13, 2014
Related Publication 20150259194A1 · Sep 17, 2015