IP Library Granted Patent US 9,190,383
Granted Patent B2
US 9,190,383 · App. 14/694,979 · Granted Nov 17, 2015

Semiconductor package including a power stage and integrated output inductor

Inventors: Eung San Cho (Torrance, CA); Kevin Moody (Riverside, CA); Parviz Parto (Laguna Niguel, CA)
Assignee: Infineon Technologies Americas Corp.
H01L24/49H01L2224/48091H01L2224/48106H01L2224/48247H01L2224/49109H01L2224/49176H01L2924/1033H01L2924/1206H01L2924/13055H01L2924/13091
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,190,383
App. No.
14/694,979
Granted
Nov 17, 2015
Kind
B2
Abstract

In one implementation, a power semiconductor package includes a conductive carrier including a switch node segment and a power output segment. The power semiconductor package also includes an integrated output inductor stacked over the conductive carrier and configured to couple the switch node segment to the power output segment. The power semiconductor package further includes a power stage stacked over the integrated output inductor, the power stage including a pulse-width modulation (PWM) control and driver coupled to a control transistor and a sync transistor.

Claims (33)

1. A power semiconductor package comprising:

a conductive carrier including a switch node segment and a power output segment;

an integrated output inductor stacked over said conductive carrier and configured to couple said switch node segment to said power output segment;

a power stage stacked over said integrated output inductor, said power stage comprising a pulse-width modulation (PWM) control and driver coupled to a control transistor and a sync transistor.

2. The power semiconductor package of claim 1 , wherein said integrated output inductor includes a switch node terminal coupled to a first end of a winding in said integrated output inductor, said switch node terminal situated over and coupled to said switch node segment.

3. The power semiconductor package of claim 1 , wherein said integrated output inductor includes a power output terminal coupled to a second end of said winding in said integrated output inductor, said power output terminal situated over and coupled to said power output segment.

4. The power semiconductor package of claim 1 , wherein said power stage is coupled to a switch node terminal of said integrated output inductor by a first wire bond connected to said switch node segment.

5. The power semiconductor package of claim 1 , wherein said power stage is further coupled to a power input terminal of said power semiconductor package by a second wire bond connected to a power input segment of said conductive carrier.

6. The power semiconductor package of claim 1 , wherein at least one of said control transistor and said sync transistor comprises a group III-V power transistor.

7. The power semiconductor package of claim 1 , wherein at least one of said control transistor and said sync transistor comprises a gallium nitride (GaN) power transistor.

8. The power semiconductor package of claim 1 , wherein said power stage is coupled to said integrated output inductor using a die attach material.

9. A power semiconductor package comprising:

a conductive carrier including a switch node segment and a power output segment;

an integrated output inductor stacked over said conductive carrier;

said integrated output inductor having a switch node terminal coupled to a first end of a winding in said integrated output inductor, said switch node terminal situated over and coupled to said switch node segment;

said integrated output inductor having a power output terminal coupled to a second end of said winding in said integrated output inductor, said power output terminal situated over and coupled to said power output segment;

a power stage stacked over said integrated output inductor, said power stage comprising a pulse-width modulation (PWM) control and driver coupled to a control transistor and a sync transistor.

10. The power semiconductor package of claim 9 , wherein said power stage is coupled to a switch node terminal of said integrated output inductor by a first wire bond connected to said switch node segment.

11. The power semiconductor package of claim 9 , wherein said power stage is further coupled to a power input terminal of said power semiconductor package by a second wire bond connected to a power input segment of said conductive carrier.

12. The power semiconductor package of claim 9 , wherein at least one of said control transistor and said sync transistor comprises a gallium nitride (GaN) power transistor.

13. The power semiconductor package of claim 9 , wherein said power stage is coupled to said integrated output inductor using a die attach material.

14. The power semiconductor package of claim 9 , wherein said power stage is coupled to said integrated output inductor using a die attach material.

15. A power semiconductor package comprising:

a conductive carrier including a switch node segment and a power output segment;

an integrated output inductor stacked over said conductive carrier and configured to couple said switch node segment to said power output segment;

a power stage stacked over said integrated output inductor, said power stage comprising a pulse-width modulation (PWM) control and driver coupled to a control transistor and a sync transistor;

said power stage being coupled to a switch node terminal of said integrated output inductor by a first wire bond connected to said switch node segment;

said power stage being further coupled to a power input terminal of said power semiconductor package by a second wire bond connected to a power input segment of said conductive carrier.

16. The power semiconductor package of claim 15 , wherein said integrated output inductor includes a switch node terminal coupled to a first end of a winding in said integrated output inductor, said switch node terminal situated over and coupled to said switch node segment.

17. The power semiconductor package of claim 15 , wherein said integrated output inductor includes a power output terminal coupled to a second end of a winding in said integrated output inductor, said power output terminal situated over and coupled to said power output segment.

18. The power semiconductor package of claim 15 , wherein at least one of said control transistor and said sync transistor comprises a gallium nitride (GaN) power transistor.

19. The power semiconductor package of claim 15 , wherein said power stage is coupled to said integrated output inductor using a die attach material.

20. The power semiconductor package of claim 15 , wherein said power stage is coupled to said integrated output inductor using a die attach material.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Feb 29, 2016
From: INTERNATIONAL RECTIFIER CORPORATION; INFINEON TECHNOLOGIES AMERICAS CORP.
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 037850/0191 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 23, 2015
From: CHO, EUNG SAN; MOODY, KEVIN; PARTO, PARVIZ
To: INTERNATIONAL RECTIFIER CORPORATION
Reel/Frame 035485/0131 →
Continuity (3)
Continuation In Part 14538483 · Nov 11, 2014
Provisional Application 61912123 · Dec 5, 2013
Related Publication 20150228610A1 · Aug 13, 2015